| 國立交通大學 |
2014-12-08T15:41:36Z |
Automatic interconnection rectification for SoC design verification based on the port order fault model
|
Wang, CY; Tung, SW; Jou, JY |
| 國立交通大學 |
2014-12-08T15:41:17Z |
A design-for-verification technique for functional pattern reduction
|
Liu, CNJ; Chen, IL; Jou, JY |
| 國立交通大學 |
2014-12-08T15:41:09Z |
Inductance modeling for on-chip interconnects
|
Tu, SW; Shen, WZ; Chang, YW; Chen, TC; Jou, JY |
| 國立交通大學 |
2014-12-08T15:40:33Z |
An efficient power model for IP-level complex designs
|
Hsu, CY; Liu, CNJ; Jou, JY |
| 國立交通大學 |
2014-12-08T15:39:32Z |
A divide-and-conquer-based algorithm for automatic simulation vector generation
|
Yen, CC; Jou, JY; Chen, KC |
| 國立交通大學 |
2014-12-08T15:39:16Z |
Simultaneous floorplan and buffer-block optimization
|
Jiang, IHR; Chang, YW; Jou, JY; Chao, KY |
| 國立交通大學 |
2014-12-08T15:37:25Z |
Special section on nanoelectronic circuits and systems - Guest editorial
|
Wu, PCY; Zaghloul, ME; Jou, JY |
| 國立交通大學 |
2014-12-08T15:37:24Z |
Efficient vector compaction methods for power estimation with consecutive sampling techniques
|
Hsu, CY; Liu, CNJ; Jou, JY |
| 國立交通大學 |
2014-12-08T15:27:41Z |
An iterative area/performance trade-off algorithm for LUT-based FPGA technology mapping
|
Huang, JD; Jou, JY; Shen, WZ |
| 國立交通大學 |
2014-12-08T15:27:39Z |
BDD based lambda set selection in Roth-Karp decomposition for LUT architecture
|
Jiang, JH; Jou, JY; Huang, JD; Wei, JS |
| 國立交通大學 |
2014-12-08T15:27:36Z |
A power modeling and characterization method for the CMOS standard cell library
|
Lin, JY; Shen, WZ; Jou, JY |
| 國立交通大學 |
2014-12-08T15:27:29Z |
A power modeling and characterization method for macrocells using structure information
|
Lin, JY; Shen, WZ; Jou, JY |
| 國立交通大學 |
2014-12-08T15:27:27Z |
Power driven partial scan
|
Jou, JY; Nien, MC |
| 國立交通大學 |
2014-12-08T15:27:20Z |
Compatible class encoding in hyper-function decomposition for FPGA synthesis
|
Jiang, JHR; Jou, JY; Huang, JD |
| 國立交通大學 |
2014-12-08T15:27:12Z |
Hierarchical floorplan design on the Internet
|
Lin, JH; Jou, JY; Jiang, HR |
| 國立交通大學 |
2014-12-08T15:26:58Z |
A novel approach for functional coverage measurement in HDL
|
Liu, CNJ; Chang, CY; Jou, JY; Lai, MC; Juan, HM |
| 國立交通大學 |
2014-12-08T15:26:54Z |
Title on flip-flop inference in HDL synthesis
|
Lin, HM; Jou, JY |
| 國立交通大學 |
2014-12-08T15:26:53Z |
On generation of the minimum pattern set for data path elements in SoC design verification based on port order fault model
|
Wang, CY; Tung, SW; Jou, JY |
| 國立交通大學 |
2014-12-08T15:26:51Z |
Automatic functional vector generation using the interacting FSM model
|
Liu, CNJ; Yen, CC; Jou, JY |
| 國立交通大學 |
2014-12-08T15:26:50Z |
On placement and routing of wafer scale memory
|
Sung, LA; Jiang, IHR; Chang, YW; Jou, JY; Wu, JC; Feng, TS |
| 國立交通大學 |
2014-12-08T15:26:47Z |
An improved AVPG algorithm for SoC design verification using port order fault model
|
Wang, CY; Tung, SW; Jou, JY |
| 國立交通大學 |
2014-12-08T15:26:45Z |
An efficient design-for-verification technique for HDLs
|
Liu, CNJ; Chen, IL; Jou, JY |
| 國立交通大學 |
2014-12-08T15:26:28Z |
Effective error diagnosis for RTL designs in HDLS
|
Jiang, TY; Liu, CNJ; Jou, JY |
| 國立交通大學 |
2014-12-08T15:26:21Z |
Improved vector compaction for power estimation with multi-sequence sampling technique
|
Hsu, CY; Liu, CNJ; Jou, JY |
| 國立交通大學 |
2014-12-08T15:26:15Z |
SOC design integration by using automatic interconnection rectification
|
Wang, CY; Tung, SW; Jou, JY |
