English  |  正體中文  |  简体中文  |  Total items :2853327  
Visitors :  44980773    Online Users :  1465
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"jri lee"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 11-35 of 48  (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2020-06-11T07:06:10Z A low-power low-cost fully-integrated 60-GHz transceiver system with OOK modulation and on-board antenna assembly Lee, J.;Chen, Y.;Huang, Y.; Lee, J.; Chen, Y.; Huang, Y.; JRI LEE
臺大學術典藏 2020-06-11T07:06:10Z A 21-Gb/s 87-mW transceiver with FFE/DFE/analog equalizer in 65-nm CMOS technology Wang, H.;Lee, J.; Wang, H.; Lee, J.; JRI LEE
臺大學術典藏 2020-06-11T07:06:09Z Study of Subharmonically Injection-Locked PLLs Lee, Jri;Wang, Huaide; Lee, Jri; Wang, Huaide; JRI LEE
臺大學術典藏 2020-06-11T07:06:09Z A 75-GHz phase-locked loop in 90-nm CMOS technology Lee, J.;Liu, M.;Wang, H.; Lee, J.; Liu, M.; Wang, H.; JRI LEE
臺大學術典藏 2020-06-11T07:06:09Z A 20-Gb/s Full-Rate Linear Clock and Data Recovery Circuit With Automatic Frequency Acquisition Lee, Jri;Wu, Ke-Chung; Lee, Jri; Wu, Ke-Chung; JRI LEE
臺大學術典藏 2020-06-11T07:06:07Z An 87GHz QPSK transceiver with costas-loop carrier recovery in 65nm CMOS Huang, S.-J.; Yeh, Y.-C.; Wang, H.; Chen, P.-N.; Lee, J.; JRI LEE; Huang, S.-J.;Yeh, Y.-C.;Wang, H.;Chen, P.-N.;Lee, J.
臺大學術典藏 2020-06-11T07:06:07Z 100Gb/s ethernet chipsets in 65nm CMOS technology Jiang, J.-Y.;Chiang, P.-C.;Hung, H.-W.;Lin, C.-L.;Yoon, T.;Lee, J.; Jiang, J.-Y.; Chiang, P.-C.; Hung, H.-W.; Lin, C.-L.; Yoon, T.; Lee, J.; JRI LEE
臺大學術典藏 2020-06-11T07:06:07Z A 94GHz 3D-image radar engine with 4TX/4RX beamforming scan technique in 65nm CMOS Chen, P.-N.;Peng, P.-J.;Kao, C.;Chen, Y.-L.;Lee, J.; Chen, P.-N.; Peng, P.-J.; Kao, C.; Chen, Y.-L.; Lee, J.; JRI LEE
臺大學術典藏 2020-06-11T07:06:07Z A 40Gb/s TX and RX chip set in 65nm CMOS Chen, M.-S.;Shih, Y.-N.;Lin, C.-L.;Hung, H.-W.;Lee, J.; Chen, M.-S.; Shih, Y.-N.; Lin, C.-L.; Hung, H.-W.; Lee, J.; JRI LEE
臺大學術典藏 2020-06-11T07:06:07Z 60Gb/s NRZ and PAM4 transmitters for 400GbE in 65nm CMOS Chiang, P.-C.;Hung, H.-W.;Chu, H.-Y.;Chen, G.-S.;Lee, J.; Chiang, P.-C.; Hung, H.-W.; Chu, H.-Y.; Chen, G.-S.; Lee, J.; JRI LEE
臺大學術典藏 2020-06-11T07:06:06Z A 20Gb/s full-rate linear CDR circuit with automatic frequency acquisition Lee, J.;Wu, K.-C.; Lee, J.; Wu, K.-C.; JRI LEE
臺大學術典藏 2020-06-11T07:06:06Z A fully integrated 77GHz FMCW radar system in 65nm CMOS JRI LEE; Li, Y.-A.;Hung, M.-H.;Huang, S.-J.;Lee, J.; Li, Y.-A.; Hung, M.-H.; Huang, S.-J.; Lee, J.
臺大學術典藏 2020-06-11T07:06:06Z A low-power fully integrated 60ghz transceiver system with OOK modulation and on-board antenna assembly Lee, J.;Huang, Y.;Chen, Y.;Lu, H.;Chang, C.; Lee, J.; Huang, Y.; Chen, Y.; Lu, H.; Chang, C.; JRI LEE
臺大學術典藏 2020-06-11T07:06:06Z A 2x25Gb/s deserializer with 2:5 DMUX for 100Gb/s ethernet applications Wu, K.-C.;Lee, J.; Wu, K.-C.; Lee, J.; JRI LEE
臺大學術典藏 2020-06-11T07:06:05Z A 20Gb/s Duobinary Transceiver in 90nm CMOS. Lee, Jri;Chen, Ming-Shuan;Wang, Huaide; Lee, Jri; Chen, Ming-Shuan; Wang, Huaide; JRI LEE
臺大學術典藏 2020-06-11T07:06:05Z Subharmonically injection-locked PLLS for ultra-low-noise clock generation Lee, J.;Wang, H.;Chen, W.-T.;Lee, Y.-P.; Lee, J.; Wang, H.; Chen, W.-T.; Lee, Y.-P.; JRI LEE
臺大學術典藏 2020-06-11T07:06:04Z Fully-integrated 40-Gb/s pulse pattern generator and bit-error-rate tester chipsets in 65-nm CMOS technology Chen, G.-S.;Wu, C.-Y.;Lin, C.-L.;Hung, H.-W.;Lee, J.; Chen, G.-S.; Wu, C.-Y.; Lin, C.-L.; Hung, H.-W.; Lee, J.; JRI LEE
臺大學術典藏 2020-06-11T07:06:03Z A Fully-Integrated 77GHz phase-array radar system with 1TX/4RX frontend and digital beamforming technique Huang, S.-J.;Chen, Y.-L.;Chu, H.-Y.;Chen, P.-N.;Chang, H.-Y.;Kuo, C.-Y.;Kao, C.;Lee, J.; Huang, S.-J.; Chen, Y.-L.; Chu, H.-Y.; Chen, P.-N.; Chang, H.-Y.; Kuo, C.-Y.; Kao, C.; Lee, J.; JRI LEE
臺大學術典藏 2018-09-10T07:09:37Z mm-Wave Silicon Technology: 60GHz and Beyond (Chapter 5: Voltage-Controlled Oscillators and Frequency Dividers) Jri Lee; Jri Lee; JRI LEE
臺大學術典藏 2018-09-10T07:09:37Z mm-Wave Silicon Technology: 60GHz and Beyond (Chapter 5: Voltage-Controlled Oscillators and Frequency Dividers) Jri Lee; Jri Lee; JRI LEE
臺大學術典藏 2018-09-10T07:09:37Z mm-Wave Silicon Technology: 60GHz and Beyond (Chapter 5: Voltage-Controlled Oscillators and Frequency Dividers) Jri Lee; Jri Lee; JRI LEE
臺大學術典藏 2018-09-10T07:09:37Z Efficient frequency conversion apparatus for use with nultimode solid-state lasers rew Kung; Jri Lee; JRI LEE
臺大學術典藏 2018-09-10T07:09:37Z Efficient frequency conversion apparatus for use with nultimode solid-state lasers rew Kung; Jri Lee; JRI LEE
臺大學術典藏 2018-09-10T06:37:57Z A 75GHz PLL in 90nmCMOS Jri Lee; JRI LEE
臺大學術典藏 2018-09-10T06:37:57Z A 75GHz PLL in 90nmCMOS Jri Lee; JRI LEE

Showing items 11-35 of 48  (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page