English  |  正體中文  |  简体中文  |  0  
???header.visitor??? :  50926892    ???header.onlineuser??? :  988
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"jri lee"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 41-48 of 48  (2 Page(s) Totally)
<< < 1 2 
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2018-09-10T06:03:22Z A 20-Gb/s Adaptive Equalizer in 0.13 μm CMOS Technology Jri Lee; JRI LEE
臺大學術典藏 2018-09-10T06:03:21Z High-Speed Circuit Designs for Transmitters in Broadband Data Links Jri Lee; JRI LEE
臺大學術典藏 2018-09-10T06:03:21Z High-Speed Circuit Designs for Transmitters in Broadband Data Links Jri Lee; JRI LEE
臺大學術典藏 2018-09-10T05:29:28Z Design and Analysis of a 20-GHz Clock Multiplication Unit in 0.18-μm CMOS Technology Jri Lee; Shanghann Wu; JRI LEE
臺大學術典藏 2018-09-10T05:29:28Z Design and Analysis of a 20-GHz Clock Multiplication Unit in 0.18-μm CMOS Technology Jri Lee; Shanghann Wu; JRI LEE
臺大學術典藏 2018-09-10T04:36:05Z Modeling of Jitter in Bang-Bang Clock and Data Recovery Circuits Jri Lee; Ken Kundert; Behzad Razavi; JRI LEE
臺大學術典藏 2018-09-10T04:36:05Z Modeling of Jitter in Bang-Bang Clock and Data Recovery Circuits Jri Lee; Ken Kundert; Behzad Razavi; JRI LEE
臺大學術典藏 2010 A Fully-Integrated 77-GHz FMCW Radar Transceiver in 65-nm CMOS Technology Lee, Jri;Li, Yi-An;Hung, Meng-Hsiung;Huang, Shih-Jou; Lee, Jri; Li, Yi-An; Hung, Meng-Hsiung; Huang, Shih-Jou; JRI LEE

Showing items 41-48 of 48  (2 Page(s) Totally)
<< < 1 2 
View [10|25|50] records per page