臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

关于TAIR
	计画说明

浏览
	典藏机构
	作者
	题名
	日期
	统计图表
	机构即时统计
	学术趋势

消息
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

著作权
	出版社及期刊政策查询
	TAIR著作权会议记录

相关连结
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"jyi tsong lin"的相关文件

回到依作者浏览
依题名排序	依日期排序

显示项目 21-45 / 156 (共7页)
1 2 3 4 5 6 7 > >>
每页显示[10|25|50]项目

机构	日期	题名	作者
國立中山大學	2009-04	A Novel Polysilicon Thin-Film Transistor with Multi-Trenched Body by Using Isotropic-etching for Suppressing Off-State Leakage	Hsien-Nan Chiu;Jyi-Tsong Lin;Yi-Chuen Eng;Po-Hiesh Lin;Tzu-Feng Chang
國立中山大學	2009-04	Study of bMOS and bMPI for 25 nm technology node	Chih-Hung Sun; Jyi-Tsong Lin; Yi-Chuen Eng; Tzu-Feng Chang; Po-Hiesh Lin; Hsuan-Hsu Chen; Chih-Hao Kuo; Hsien-Nan Chiu
國立中山大學	2009-04	Self-Aligned Silicon-On-Insulator Transistors with Ω-Shaped Conductive Layer and Source/Drain-Tie: A Simulation Study	Tzu-Feng Chang;Jyi-Tsong Lin;Yi-Chuen Eng;Chih-Hao Kuo;Chih-Hung Sun;Po-Hiesh Lin;Hsien-Nan Chiu;Hsuan-Hsu Chen
國立中山大學	2009-04	A New Novel FinFET Device	Po-Hsieh Lin;Jyi-Tsong Lin;Yi-Chuen Eng
國立中山大學	2009-04	A Simulation Study of Source/Drain-Tie Effects on the Short-Channel Characteristics of SA-ΠFETs	Jyi-Tsong Lin;Yi-Chuen Eng
國立中山大學	2009-03	Study of New Novel FinFET Device with Its Bodies been Connected	Jyi-Tsong Lin;Po-Hsieh Lin;Yi-Chuen Eng
國立中山大學	2008-11	Performances of the Capacitorless 1T-DRAM using Polycrystalline Silicon Thin-Film Transistors with Trenched Body	Jyi-Tsong Lin;Kuo-Dong Huang;Bao-Tang Jheng
國立中山大學	2008-10	The Influence of the Source/Drain-tie Length in a Novel Self-Aligned S/D tie SOI for Improving Self-heating	Jyi-Tsong Lin;Shiang-Shi Kang;Yi-Chuen Eng;Yi-Ming Tseng;Ying-Chieh Tasi;Hung-Jen Tseng
國立中山大學	2008-10	Novel Vertical Sidewall MOSFETs with Embedded Gate	Tai-Yi Lee;Jyi-Tsong Lin;Kao-Cheng Lin
國立中山大學	2008-10	Thermal Stability of a High Performance PTGVMOS with Native-tie	Ying-Chieh Tsai;Jyi-Tsong Lin;Yi-Chuen Eng;Shiang-Shi Kang;Yi-Ming Tseng;Hung-Jen Tseng
國立中山大學	2008-10	A New Process for Self-aligned Silicon-On-Insulator with Block Oxide and Its Memory Application for 1T-DRAM	Yi-Ming Tseng;Jyi-Tsong Lin;Yi-Chuen Eng;Shiang-Shi Kang;Hung-Jen Tseng;Ying-Chieh Tsai
國立中山大學	2008-10	Misalignment Issue between the Si-body and the Gate of a 30nm bSPIFET	Hung-Jen Tseng;Jyi-Tsong Lin;Yi-Chuen Eng;Bao-Tang Jheng;Yi-Ming Tseng;Shiang-Shi Kang
國立中山大學	2008-09	Characteristics and Reliability of Polysilicon Thin-Film Transistor with Multiple Trench Body	Kuo-Dong Huang;Jyi-Tsong Lin;Bao-Tang Jheng
國立中山大學	2008-09	A High Performance Polysilicon Thin-Film Transistor Built on a Trenched Body	Jyi-Tsong Lin;Kuo-Dong Huang
國立中山大學	2008-08	A Novel Pseudo Tri-Gate Vertical MOSFET with Source/Drain tie	Jyi-Tsong Lin;Ying-Chieh Tsai;Yi-Chuen Eng;Yi-Ming Tseng;Shiang-Shi Kang
國立中山大學	2008-08	Simulation of the Multi-Source/Drain SOI MOSFET	Jyi-Tsong Lin;Po-Hsieh Lin;Yi-Chuen Eng;Shiang-Shi Kang
國立中山大學	2008-06	Short-channel Characteristics of Self-aligned π-shaped Source/Drain Ultra-thin SOI MOSFETs	Jyi-Tsong Lin;Yi-Chuen Eng;Hau-Yuan Huang;Shiang-Shi Kang;Po-Hsieh Lin
國立中山大學	2008-06	An SOI-based Self-aligned Quasi-SOI MOSFET with π-shaped Semiconductor Conductive Layer	Yi-Chuen Eng;Jyi-Tsong Lin;Shiang-Shi Kang
國立中山大學	2008-06	An Advanced Non-classical Self-aligned Quasi-SOI MOSFET with π-shaped Semiconductor Conductive Layer to Ease Ultra-shallow Junction Requirement	Jyi-Tsong Lin;Yi-Chuen Eng;Ying-Chieh Tsai;Hung-Jen Tseng;Yi-Ming Tseng;Po-Hsieh Lin
國立中山大學	2008-06	A Study of LBO Effects in a 40 nm SA-MSCFET	Jyi-Tsong Lin;Yi-Chuen Eng;Shiang-Shi Kang
國立中山大學	2008-05	A 2-D simulation study and characterization of a novel vertical SOI MOSFET with a smart source body tie	Jyi-Tsong Lin;Tai-Yi Lee;Kao-Cheng Lin
國立中山大學	2008-05	Non-classical polycrystalline silicon thin-film transistor with embedded block-oxide for suppressing short channel effect	Jyi-Tsong Lin;Kuo-Dong Huang;Shu-Fen Hu
國立中山大學	2008-05	Analysis of Block Oxide Height Variations for a 40nm Gate Length bFDSOI-FET	Jyi-Tsong Lin;Yi-Chuen Eng
國立中山大學	2008-05	The Novel Embedded Vertical Sidewall MOSFETs	Jyi-Tsong Lin;Tai-Yi Lee;Kao-Cheng Lin
國立中山大學	2008-05	The Influence of the Source/drain-tie Length on the SOI Based Transistors	Jyi-Tsong Lin;Shiang-Shi Kang;Yi-Chuen Eng

显示项目 21-45 / 156 (共7页)
1 2 3 4 5 6 7 > >>
每页显示[10|25|50]项目

	English \| 正體中文 \| 简体中文 \| 总笔数 :2832440
	造访人次 : 33829256 在线人数 : 1393 教育部委托研究计画计画执行:国立台湾大学图书馆