English  |  正體中文  |  简体中文  |  總筆數 :2828323  
造訪人次 :  32248963    線上人數 :  1040
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

"ker ming dou"的相關文件

回到依作者瀏覽
依題名排序 依日期排序

顯示項目 251-275 / 400 (共16頁)
<< < 6 7 8 9 10 11 12 13 14 15 > >>
每頁顯示[10|25|50]項目

機構 日期 題名 作者
國立交通大學 2014-12-08T15:30:41Z A Latchup-Immune and Robust SCR Device for ESD Protection in 0.25-mu m 5-V CMOS Process Huang, Yu-Ching; Ker, Ming-Dou
國立交通大學 2014-12-08T15:30:24Z High Area-Efficient ESD Clamp Circuit With Equivalent RC-Based Detection Mechanism in a 65-nm CMOS Process Yeh, Chih-Ting; Ker, Ming-Dou
國立交通大學 2014-12-08T15:30:06Z Compact and Low-Loss ESD Protection Design for V-Band RF Applications in a 65-nm CMOS Technology Chu, Li-Wei; Lin, Chun-Yu; Tsai, Shiang-Yu; Ker, Ming-Dou; Song, Ming-Hsiang; Jou, Chewn-Pu; Lu, Tse-Hua; Tseng, Jen-Chou; Tsai, Ming-Hsien; Hsu, Tsun-Lai; Hung, Ping-Fang; Chang, Tzu-Heng
國立交通大學 2014-12-08T15:30:04Z Design of Negative High Voltage Generator for Biphasic Stimulator with SoC Integration Consideration Huang, Ya-Chun; Ker, Ming-Dou; Lin, Chun-Yu
國立交通大學 2014-12-08T15:30:04Z Live Demonstration: Implantable Stimulator for Epileptic Seizure Suppression with Loading Impedance Adaptability Ker, Ming-Dou; Chen, Wei-Ling; Lin, Chun-Yu
國立交通大學 2014-12-08T15:30:03Z Design of ESD Protection for RF CMOS Power Amplifier with Inductor in Matching Network Tsai, Shiang-Yu; Lin, Chun-Yu; Chu, Li-Wei; Ker, Ming-Dou
國立交通大學 2014-12-08T15:29:54Z PMOS-based power-rail ESD clamp circuit with adjustable holding voltage controlled by ESD detection circuit Yeh, Chih-Ting; Ker, Ming-Dou
國立交通大學 2014-12-08T15:29:51Z Design of Dual-Band ESD Protection for 24-/60-GHz Millimeter-Wave Circuits Chu, Li-Wei; Lin, Chun-Yu; Ker, Ming-Dou
國立交通大學 2014-12-08T15:29:32Z Large-Swing-Tolerant ESD Protection Circuit for Gigahertz Power Amplifier in a 65-nm CMOS Process Lin, Chun-Yu; Tsai, Shiang-Yu; Chu, Li-Wei; Ker, Ming-Dou
國立交通大學 2014-12-08T15:29:23Z Digital time-modulation pixel memory circuit in LTPS technology Chen, Szu-Han; Ker, Ming-Dou; Wang, Tzu-Ming
國立交通大學 2014-12-08T15:28:53Z Foreword for the Special Issue on ESD Technology Boselli, Gianluca; Ker, Ming-Dou; Duvvury, Charvaka
國立交通大學 2014-12-08T15:28:43Z Design and implementation of configurable ESD protection cell for 60-GHz RF circuits in a 65-nm CMOS process Lin, Chun-Yu; Chu, Li-Wei; Ker, Ming-Dou
國立交通大學 2014-12-08T15:28:41Z Failure Analysis on Gate-Driven ESD Clamp Circuit after TLP Stresses of Different Voltage Steps in a 16-V CMOS Process Dai, Chia-Tsen; Chiu, Po-Yen; Ker, Ming-Dou; Tsai, Fu-Yi; Peng, Yan-Hua; Tsai, Chia-Ku
國立交通大學 2014-12-08T15:28:40Z Design of ESD Protection Cell for Dual-Band RF Applications in a 65-nm CMOS Process Chu, Li-Wei; Lin, Chun-Yu; Tsai, Shiang-Yu; Ker, Ming-Dou; Song, Ming-Hsiang; Jou, Chewn-Pu; Lu, Tse-Hua; Tseng, Jen-Chou; Tsai, Ming-Hsien; Hsu, Tsun-Lai; Hung, Ping-Fang; Chang, Tzu-Heng; Wei, Yu-Lin
國立交通大學 2014-12-08T15:28:34Z Investigation on CDM ESD events at core circuits in a 65-nm CMOS process Lin, Chun-Yu; Chang, Tang-Long; Ker, Ming-Dou
國立交通大學 2014-12-08T15:28:28Z Resistor-Less Design of Power-Rail ESD Clamp Circuit in Nanoscale CMOS Technology Yeh, Chih-Ting; Ker, Ming-Dou
國立交通大學 2014-12-08T15:28:05Z ESD Protection Structure with Inductor-Triggered SCR for RF Applications in 65-nm CMOS Process Lin, Chun-Yu; Chu, Li-Wei; Ker, Ming-Dou; Song, Ming-Hsiang; Jou, Chewn-Pu; Lu, Tse-Hua; Tseng, Jen-Chou; Tsai, Ming-Hsien; Hsu, Tsun-Lai; Hung, Ping-Fang; Chang, Tzu-Heng
國立交通大學 2014-12-08T15:28:04Z New Design of Transient-Noise Detection Circuit with SCR Device for System-Level ESD Protection Ker, Ming-Dou; Lin, Wan-Yen
國立交通大學 2014-12-08T15:28:04Z High-Voltage-Tolerant Stimulator with Adaptive Loading Consideration for Electronic Epilepsy Prosthetic SoC in a 0.18-mu m CMOS Process Lin, Chun-Yu; Li, Yi-Ju; Ker, Ming-Dou
國立交通大學 2014-12-08T15:27:35Z Improving Safe Operating Area of nLDMOS Array With Embedded Silicon Controlled Rectifier for ESD Protection in a 24-V BCD Process Chen, Wen-Yi; Ker, Ming-Dou
國立交通大學 2014-12-08T15:27:19Z New Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm Low-Voltage CMOS Process Ker, Ming-Dou; Chiu, Po-Yen
國立交通大學 2014-12-08T15:25:35Z Initial-on ESD protection design with PMOS-triggered SCR device Ker, Ming-Dou; Chen, Shih-Hung
國立交通大學 2014-12-08T15:25:20Z On-chip high-voltage charge pump circuit in standard CMOS processes with polysilicon diodes Ker, Ming-Dou; Chen, Shih-Lun
國立交通大學 2014-12-08T15:25:20Z ESD protection design for mixed-voltage I/O interfaces - Overview Ker, Ming-Dou; Lin, Kun-Hsien
國立交通大學 2014-12-08T15:25:20Z Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in Nanoscale Low-Voltage CMOS Process Chiu, Po-Yen; Ker, Ming-Dou; Tsai, Fu-Yi; Chang, Yeong-Jar

顯示項目 251-275 / 400 (共16頁)
<< < 6 7 8 9 10 11 12 13 14 15 > >>
每頁顯示[10|25|50]項目