|
English
|
正體中文
|
简体中文
|
總筆數 :2856600
|
|
造訪人次 :
53468446
線上人數 :
867
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
"lai chieh ming"的相關文件
顯示項目 11-17 / 17 (共1頁)
1
每頁顯示[10|25|50]項目
| 國立成功大學 |
2007-02 |
A novel strain method for enhancement of 90-nm node and beyond FUSI-gated CMOS performance
|
Lin, Chien-Ting; Fang, Yean-Kuen; Yeh, Wen-Kuan; Lee, Tung-Hsing; Chen, Ming-Shing; Lai, Chieh-Ming; Hsu, Che-Hua; Chen, Liang-Wei; Cheng, Li-Wei; Ma, Mike |
| 國立成功大學 |
2006-11 |
The geometry effect of contact etch stop layer impact on device performance and reliability for 90-nm SOI nMOSFETs
|
Lai, Chieh-Ming; Fang, Yean-Kuen; Lin, Chien-Ting; Yeh, Wen-Kuan |
| 國立成功大學 |
2006-06 |
The impacts of high tensile stress CESL and geometry design on device performance and reliability for 90 nm SOI nMOSFETs
|
Lai, Chieh-Ming; Fang, Yean-Kuen; Lin, Chien-Ting; Hsu, Chia-Wei; Yeh, Wen-Kuan |
| 國立成功大學 |
2006-04 |
Stress technology impact on device performances and reliability for (100) sub-90 nm silicon-on-insulator complementary metal-oxide-semiconductor field-effect-transistors
|
Lai, Chieh-Ming; Fang, Yean-Kuen; Yeh, Wen-Kuan |
| 國立高雄大學 |
2006 |
The impact of stress enhanced technology for sub-90nm SOI MOSFETs
|
Yeh, Wen-Kuan; Lai, Chieh-Ming; Lin, Chien-Ting; Fang, Yean-Kuen |
| 國立成功大學 |
2005-04 |
Width effect on hot-carrier-induced degradation for 90nm partially depleted SOICMOSFETs
|
Lai, Chieh-Ming; Fang, Yean-Kuen; Pan, Shing-Tai; Yeh, Wen-Kuan |
| 國立高雄大學 |
2005 |
Stress technology impact on device performance and reliability for <100> sub-90nm SOI CMOSFETs
|
Yeh, Wen-Kuan; Lai, Chieh-Ming; Lin, Chien-Ting; Fang, Yean-Kuen; Shiau, W.T. |
顯示項目 11-17 / 17 (共1頁)
1
每頁顯示[10|25|50]項目
|
