|
English
|
正體中文
|
简体中文
|
Total items :2823024
|
|
Visitors :
30209330
Online Users :
943
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"lee ren jie"
Showing items 1-10 of 11 (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page
| 國立交通大學 |
2018-08-21T05:56:53Z |
On Routing Fixed Escaped Boundary Pins for High Speed Boards
|
Tsai, Tsung-Ying; Lee, Ren-Jie; Chin, Ching-Yu; Kuan, Chung-Yi; Chen, Hung-Ming; Kajitani, Yoji |
| 國立交通大學 |
2018-08-21T05:56:51Z |
Area-I/O RDL Routing for Chip-Package Codesign Considering Regional Assignment
|
Lin, Kun-Sheng; Hsu, Hsin-Wu; Lee, Ren-Jie; Chen, Hung-Ming |
| 國立交通大學 |
2014-12-16T06:15:25Z |
Pin-out Designation Method for Package-Board Codesign
|
Lee, Ren-Jie; Chen, Hung-Ming |
| 國立交通大學 |
2014-12-16T06:14:09Z |
Pin-out designation method for package-board codesign
|
Lee Ren-Jie; Chen Hung-Ming |
| 國立交通大學 |
2014-12-12T01:24:38Z |
晶片—封裝—印刷電路板共同設計之演算法
|
李仁傑; Lee, Ren-Jie; 陳宏明; Chen, Hung-Ming |
| 國立交通大學 |
2014-12-08T15:31:02Z |
Board- and Chip-Aware Package Wire Planning
|
Lee, Ren-Jie; Hsu, Hsin-Wu; Chen, Hung-Ming |
| 國立交通大學 |
2014-12-08T15:30:24Z |
A Study of Row-Based Area-Array I/O Design Planning in Concurrent Chip-Package Design Flow
|
Lee, Ren-Jie; Chen, Hung-Ming |
| 國立交通大學 |
2014-12-08T15:21:18Z |
Row-Based Area-Array I/O Design Planning in Concurrent Chip-Package Design Flow
|
Lee, Ren-Jie; Chen, Hung-Ming |
| 國立交通大學 |
2014-12-08T15:12:59Z |
Fast flip-chip pin-out designation respin by pin-block design and floorplanning for package-board codesign
|
Lee, Ren-Jie; Lai, Ming-Fang; Chen, Hung-Ming |
| 國立交通大學 |
2014-12-08T15:11:40Z |
Efficient Package Pin-Out Planning With System Interconnects Optimization for Package-Board Codesign
|
Lee, Ren-Jie; Chen, Hung-Ming |
Showing items 1-10 of 11 (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page
|
