English  |  正體中文  |  简体中文  |  2817097  
???header.visitor??? :  27674022    ???header.onlineuser??? :  1474
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"liang gee chen"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 201-225 of 482  (20 Page(s) Totally)
<< < 4 5 6 7 8 9 10 11 12 13 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2018-09-10T06:54:36Z Analysis of belief propagation for hardware realization Cheng, C.-C.; Liang, C.-K.; Lai, Y.-C.; Chen, H.H.; Chen, L.-G.; LIANG-GEE CHEN; HOMER H. CHEN
臺大學術典藏 2018-09-10T06:54:35Z iVisual: An intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor Cheng, C.-C.; Lin, C.-H.; Li, C.-T.; Chang, S.C.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:54:35Z iVisual: An intelligent visual sensor SoC with 2790fps CiOS image sensor and 205GOPS/W vision processor Cheng, C.-C.; Lin, C.-H.; Li, C.-T.; Chang, S.; Hsu, C.-J.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:54:35Z Intelligent content-aware model-free low power evoked neural signal compression Chen, H.C.; Kao, Y.-C.; Chen, L.-G.; Jaw, F.-S.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:54:35Z Frame-parallel design strategy for high definition B-frame H.264/AVC encoder LIANG-GEE CHEN; Chen, L.-G.; Tsai, C.-H.; Chen, Y.-H.; Chuang, T.-D.; Chen, Y.-H.
臺大學術典藏 2018-09-10T06:54:34Z Multiview video hybrid coding system with texture-depth synthesis Tsung, P.-K.; Lin, C.-Y.; Chen, W.-Y.; Ding, L.-F.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:30:58Z Architecture design of fine grain SNR scalable encoder with CABAC for H.264/AVC scalable extension Chen, Y.-J.; Chen, Y.-H.; Chuang, T.-D.; Li, C.-T.; Chien, S.-Y.; Chen, L.-G.; LIANG-GEE CHEN; SHAO-YI CHIEN
臺大學術典藏 2018-09-10T06:20:30Z HIERARCHICAL FUNCTIONAL VERIFICATION FOR CELL-BASED DESIGN STYLES. Chen, L.G.;Lee, J.Y.;Wang, J.F.; Chen, L.G.; Lee, J.Y.; Wang, J.F.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:20:29Z Architecture design of motion estimation for ITU-T H.263 Ku, C.-W.; Lin, G.-S.; Chen, L.-G.; Lee, Y.-P.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:20:29Z An I-phone system design and implementation with a portable speech coding coprocessor Chen, R.-X.; Chen, L.-G.; Chen, M.-J.; Tsai, T.-H.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:20:29Z A novel MPEG-2 audio decoder with efficient data arrangement and memory configuration Tsai, T.-H.; Chen, L.-G.; Liu, Y.-C.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:20:29Z A cost-effective architecture for 8 × 8 two-dimensional DCT/IDCT using direct method Lee, Y.-P.; Chen, T.-H.; Chen, L.-G.; Chen, M.-J.; Ku, C.-W.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:20:28Z Flexible data-interlacing architecture for full-search block-matching algorithm Lai, Yeong-Kang; Chen, Liang-Gee; Lee, Yung-Pin; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:20:28Z Efficient hierarchical motion estimation algorithm based on visual pattern block segmentation Chen, Mei-Juan; Chen, Liang-Gee; Weng, Ro-Min; Lee, Yung-Pin; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:20:28Z Efficient array architecture with data-rings for 3-step hierarchical search block matching algorithm Lai, Yeong-Kang; Chen, Liang-Gee; Shen, Jun-Fu; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:20:27Z Novel scalable architecture with memory interleaving organization for full search block-matching algorithm Lai; Yeong-Kang; Chen; Liang-Gee; Tsai; Tsung-Han; Wu; Po-Cheng; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:20:27Z Low-power low-voltage direct digital frequency synthesizer Liao, Shyuan; Chen, Liang-Gee; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:20:27Z Jointly Optimal Region-Classified Adaptive Vector Quantization for Very Low Bit Rate Video Coding Chen; Y.-W.; Chen; L.-G.; Chen; M.-J.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:20:27Z Implementation strategy of MPEG-2 audio decoder and efficient multichannel architecture Tsai, Tsung-Han; Chen, Liang-Gee; Chen, Ruei-Xi; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:20:27Z Hardware efficient design of filter banks for video coding Wu, Po-Cheng; Chen, Liang-Gee; Liu, Yuan-Chen; Lai, Yeong-Kang; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:20:27Z Flexible high-throughput VLSI architecture with 2-D data-reuse for full-search motion estimation La, Yeong-Kang; Chen, Liang-Gee; Tsai, Tsung-Han; Wu, Po-Cheng; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:20:26Z A quality-of-experience video adaptor for serving scalable video applications Pan, C.-H.; Lee, I.-H.; Huang, S.-C.; Lian, C.-J.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:20:26Z A cost-efficient residual prediction VLSI architecture for H. 264/AVC scalable extension Chen, Y.-H.; Chuang, T.-D.; Tsai, C.-Y.; Chen, Y.-J.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:20:26Z 3D video applications and intelligent video surveillance camera and its VLSI design Chien, S.-Y.; Shih, C.-S.; Ku, M.-K.; Yang, C.-L.; Chang, Y.-W.; Kuo, T.-W.; Chen, L.-G.; LIANG-GEE CHEN
臺大學術典藏 2018-09-10T06:20:26Z True color video signal processing system and its real-time chip implementation Liu, Yuan-Chen; Chen, Liang-Gee; Wu, Po-Cheng; Lai, Yeong-Kang; Tsai, Tsung-Han; Lee, Yung-Pin; LIANG-GEE CHEN

Showing items 201-225 of 482  (20 Page(s) Totally)
<< < 4 5 6 7 8 9 10 11 12 13 > >>
View [10|25|50] records per page