|
English
|
正體中文
|
简体中文
|
2818750
|
|
???header.visitor??? :
28341912
???header.onlineuser??? :
557
???header.sponsordeclaration???
|
|
|
|
???tair.name??? >
???browser.page.title.author???
|
"lin chuan ding"???jsp.browse.items-by-author.description???
Showing items 1-7 of 7 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 國立交通大學 |
2019-04-03T06:47:41Z |
Demonstration of multilayer titanium photonic crystals with 100-nm feature sizes
|
Wu, Shich-Chuan; Lin, Chuan-Ding; Yang, Yu-Lin; Chen, Jing-Shian; Huang, Yang-Tung |
| 國立交通大學 |
2014-12-08T15:24:26Z |
A Novel Double-gated Nanowire TFT and Investigation of Its Size Dependency
|
Chen, Wei-Chen; Lin, Chuan-Ding; Lin, Horng-Chih; Huang, Tiao-Yuan |
| 國立交通大學 |
2014-12-08T15:20:10Z |
Tri-gated Poly-Si Nanowire SONOS Devices
|
Hsu, Hsing-Hui; Liu, Ta-Wei; Lin, Chuan-Ding; Chia Kuo-Jung; Huang, Tiao-Yuan; Lin, Horng-Chih |
| 國立交通大學 |
2014-12-08T15:10:41Z |
Fabrication and Characterization of Multiple-Gated Poly-Si Nanowire Thin-Film Transistors and Impacts of Multiple-Gate Structures on Device Fluctuations
|
Hsu, Hsing-Hui; Liu, Ta-Wei; Chan, Leng; Lin, Chuan-Ding; Huang, Tiao-Yuan; Lin, Horng-Chih |
| 國立交通大學 |
2014-12-08T15:09:22Z |
Performance Enhancement in Double-Gated Poly-Si Nanowire Transistors With Reduced Nanowire Channel Thickness
|
Lin, Horng-Chih; Chen, Wei-Chen; Lin, Chuan-Ding; Huang, Tiao-Yuan |
| 國立交通大學 |
2014-12-08T15:07:01Z |
Trigated Poly-Si Nanowire SONOS Devices for Flat-Panel Applications
|
Lin, Horng-Chih; Liu, Ta-Wei; Hsu, Hsing-Hui; Lin, Chuan-Ding; Huang, Tiao-Yuan |
| 國立交通大學 |
2014-12-08T15:06:37Z |
In Situ Doped Source/Drain for Performance Enhancement of Double-Gated Poly-Si Nanowire Transistors
|
Chen, Wei-Chen; Lin, Horng-Chih; Chang, Yu-Chia; Lin, Chuan-Ding; Huang, Tiao-Yuan |
Showing items 1-7 of 7 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
