|
"liu s i"的相关文件
显示项目 36-45 / 144 (共15页)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
每页显示[10|25|50]项目
| 臺大學術典藏 |
2020-06-11T06:34:49Z |
A 13.56 MHz 88.7%-PCE Voltage Doubling Rectifier Using Adaptive Delay Time and Pulse-Width Control
|
Luo, Y.-S.;Lin, H.-H.;Liu, S.-I.; Luo, Y.-S.; Lin, H.-H.; Liu, S.-I.; SHEN-IUAN LIU |
| 臺大學術典藏 |
2020-06-11T06:34:49Z |
A divider-less sub-harmonically injection-locked PLL with self-adjusted injection timing
|
Lee, I.-T.;Chen, Y.-J.;Liu, S.-I.;Jou, C.-P.;Hsueh, F.-L.;Hsieh, H.-H.; Lee, I.-T.; Chen, Y.-J.; Liu, S.-I.; Jou, C.-P.; Hsueh, F.-L.; Hsieh, H.-H.; SHEN-IUAN LIU |
| 臺大學術典藏 |
2020-06-11T06:34:49Z |
A silicon nanowire-based bio-sensing system with digitized outputs for acute myocardial infraction diagnosis
|
Shen, S.-H.;Ting, C.-Y.;Liu, C.-Y.;Cheng, H.;Liu, S.-I.;Lin, C.-T.; Shen, S.-H.; Ting, C.-Y.; Liu, C.-Y.; Cheng, H.; Liu, S.-I.; Lin, C.-T.; SHEN-IUAN LIU |
| 臺大學術典藏 |
2020-06-11T06:34:48Z |
A 2×25 Gb/s clock and data recovery with background amplitude-locked loop
|
Kao, C.-K.;Fu, K.-L.;Liu, S.-I.; Kao, C.-K.; Fu, K.-L.; Liu, S.-I.; SHEN-IUAN LIU |
| 臺大學術典藏 |
2020-06-11T06:34:48Z |
A digital bang-bang phase-locked loop with bandwidth calibration
|
Chiang, C.-H.;Huang, C.-C.;Liu, S.-I.; Chiang, C.-H.; Huang, C.-C.; Liu, S.-I.; SHEN-IUAN LIU |
| 臺大學術典藏 |
2020-06-11T06:34:48Z |
A 5-20 Gb/s power scalable adaptive linear equalizer using edge counting
|
Lin, Y.-F.;Huang, C.-C.;Lee, J.-Y.M.;Chang, C.-T.;Liu, S.-I.; Lin, Y.-F.; Huang, C.-C.; Lee, J.-Y.M.; Chang, C.-T.; Liu, S.-I.; SHEN-IUAN LIU |
| 臺大學術典藏 |
2020-06-11T06:34:48Z |
A 0.3V 10bit 7.3fJ/conversion-step SAR ADC in 0.18μm CMOS
|
Hsieh, C.-E.;Liu, S.-I.; Hsieh, C.-E.; Liu, S.-I.; SHEN-IUAN LIU |
| 臺大學術典藏 |
2020-06-11T06:34:48Z |
A digital MDLL using switched biasing technique to reduce low-frequency phase noise
|
Chiang, C.-H.;Huang, C.-C.;Kuan, T.-K.;Liu, S.-I.; Chiang, C.-H.; Huang, C.-C.; Kuan, T.-K.; Liu, S.-I.; SHEN-IUAN LIU |
| 臺大學術典藏 |
2020-06-11T06:34:47Z |
A low-input-swing AC-DC voltage multiplier using Schottky diodes
|
Luo, Y.-S.;Liu, S.-I.; Luo, Y.-S.; Liu, S.-I.; SHEN-IUAN LIU |
| 臺大學術典藏 |
2020-06-11T06:34:47Z |
A 0.43pJ/bit true random number generator
|
Kuan, T.-K.;Chiang, Y.-H.;Liu, S.-I.; Kuan, T.-K.; Chiang, Y.-H.; Liu, S.-I.; SHEN-IUAN LIU |
显示项目 36-45 / 144 (共15页)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
每页显示[10|25|50]项目
|
