|
"liu shen iuan"的相關文件
顯示項目 141-150 / 185 (共19頁)
<< < 10 11 12 13 14 15 16 17 18 19 > >>
每頁顯示[10|25|50]項目
| 國立臺灣大學 |
2001 |
A 2.4GHz low voltage CMOS down-conversion double-balanced mixer
|
TANG, Chih-Chun; WU, Chia-Hsin; FENG, Wu-Sheng; LIU, Shen-Iuan |
| 國立臺灣大學 |
2001 |
Low-Voltage CMOS Frequency Synthesizer for ERMES Pager Application
|
Hsu, June-Ming; Dehng, Guang-Kaai; Yang, Ching-Yuan; Yang, Chu-Yuan; Liu, Shen-Iuan |
| 國立臺灣大學 |
2001 |
A CMOS 400-Mb/s serial link for AS-memory systems using a PWMscheme
|
Chen, Wei-Hung; Dehang, Guang-Kaai; Chen, Jong-Woei; Liu, Shen-Iuan |
| 國立臺灣大學 |
2000-09 |
Current-mode full-wave rectifier and vector summation circuit
|
Chang, Cheng-Chieh; Liu, Shen-Iuan |
| 臺大學術典藏 |
2000-09 |
Current-mode full-wave rectifier and vector summation circuit
|
Chang, Cheng-Chieh; Liu, Shen-Iuan; Chang, Cheng-Chieh; Liu, Shen-Iuan |
| 國立臺灣大學 |
2000-08 |
A 2 V clock synchronizer using digital delay-locked loop
|
Hwang, Chorng-Sii; Chung, Wang-Chih; Wang, Chih-Yong; Tsao, Hen-Wai; Liu, Shen-Iuan |
| 國立臺灣大學 |
2000-08 |
Current-mode pseudo-exponential circuit with tunable input range
|
Chang, Cheng-Chieh; Liu, Shen-Iuan |
| 臺大學術典藏 |
2000-08 |
A 2 V clock synchronizer using digital delay-locked loop
|
Hwang, Chorng-Sii; Chung, Wang-Chih; Wang, Chih-Yong; Tsao, Hen-Wai; Liu, Shen-Iuan; Hwang, Chorng-Sii; Chung, Wang-Chih; Wang, Chih-Yong; Tsao, Hen-Wai; Liu, Shen-Iuan |
| 臺大學術典藏 |
2000-08 |
Current-mode pseudo-exponential circuit with tunable input range
|
Chang, Cheng-Chieh; Liu, Shen-Iuan; Chang, Cheng-Chieh; Liu, Shen-Iuan |
| 淡江大學 |
2000-02 |
A double-sampling pseudo-two-path bandpass delta-sigma modulator
|
Liu, Shen-iuan; Kuo, Chien-hung; Tsai, Ruey-yuan; Wu, Jing-shown |
顯示項目 141-150 / 185 (共19頁)
<< < 10 11 12 13 14 15 16 17 18 19 > >>
每頁顯示[10|25|50]項目
|
