臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

關於TAIR
	計畫說明

瀏覽
	典藏機構
	作者
	題名
	日期
	統計圖表
	機構即時統計
	學術趨勢

消息
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

著作權
	出版社及期刊政策查詢
	TAIR著作權會議記錄

相關連結
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"liu shen iuan"的相關文件

回到依作者瀏覽
依題名排序	依日期排序

顯示項目 16-65 / 185 (共4頁)
1 2 3 4 > >>
每頁顯示[10|25|50]項目

機構	日期	題名	作者
國立成功大學	2009-01-26	Microwave resonant absorption of viruses through dipolar coupling with confined acoustic vibrations	Liu, Tzu-Ming; Chen, Hung-Ping; Wang, Li-Tzu; Wang, Jen-Ren; Luo, Tang-Nian; Chen, Yi-Jan; Liu, Shen-Iuan; Sun, Chi-Kuang
國立臺灣大學	2009	Microwave resonant absorption of viruses through dipolar coupling with confined acoustic vibrations	Liu, Tzu-Ming; Chen, Hung-Ping; Wang, Li-Tzu; Wang, Jen-Ren; Luo, Tang-Nian; Chen, Yi-Jan; Liu, Shen-Iuan; Sun, Chi-Kuang
國立臺灣大學	2009	A 1.5GHz all-digital spread spectrum clock generator	Lin, Sheng-You; Liu, Shen-Iuan
國立臺灣大學	2009	A 20MHz~3GHz wide-range multi-phase delay-locked loop	Chuang, Chi-Nan; Liu, Shen-Iuan
國立臺灣大學	2009	A 50-Gb/s 10-mW analog equalizer using transformer feedback technique in 65-nm CMOS technology	Lu, Jian-Hao; Liu, Shen-Iuan
國立臺灣大學	2009	A leakage-compensated PLL in 65nm CMOS technology	Hung, Chao-Ching; Liu, Shen-Iuan
國立臺灣大學	2009	An 8-bit 20MS/s ZCBC time-domain analog-to-digital data converter	Wang, I-Hsin; Lee, Hwei-Yu; Liu, Shen-Iuan
國立臺灣大學	2009	A 104- to 112.8-GHz CMOS Injection-Locked Frequency Divider	Lee, I-Ting; Tsai, Kun-Hung; Liu, Shen-Iuan
國立臺灣大學	2009	A 33.6-to-33.8Gb/s burst-mode CDR in 90nm CMOS technology	Cho, Lan-Chou; Lee, Chihun; Hung, Chao-Ching; Liu, Shen-Iuan
國立臺灣大學	2009	A Phase-Locked Loop With Self-Calibrated Charge Pumps in 3-μm LTPS-TFT Technology	Lin, Wei-Ming; Liu, Shen-Iuan; Kuo, Chun-Hung; Li, Chun-Huai; Hsieh, Yao-Jen; Liu, Chun-Ting
國立臺灣大學	2009	A single-PLL UWB frequency synthesizer using multiphase coupled ring oscillator and current-reused multiplier	Chang, Jung-Yu; Fan, Che-Wei; Liang, Che-Fu; Liu, Shen-Iuan
國立臺灣大學	2009	A 10-Gb/s Inductorless CMOS Analog Equalizer With an Interleaved Active Feedback Topology	Lu, Jian-Hao; Chen, Ke-Hou; Liu, Shen-Iuan
國立臺灣大學	2009	Effects of Hydration Levels on the Bandwidth of Microwave Resonant Absorption Induced by Confined Acoustic Vibrations	Liu, Tzu-Ming; Chen, Hung-Pin; Yeh, Shih-Chia; Wu, Chih-Yu; Wang, Chung-Hsiung; Luo, Tang-Nian; Chen, Yi-Jan; Liu, Shen-Iuan; Sun, Chi-Kuang
臺大學術典藏	2009	Effects of Hydration Levels on the Bandwidth of Microwave Resonant Absorption Induced by Confined Acoustic Vibrations	Liu, Tzu-Ming; Chen, Hung-Pin; Yeh, Shih-Chia; Wu, Chih-Yu; Wang, Chung-Hsiung; Luo, Tang-Nian; Chen, Yi-Jan; Liu, Shen-Iuan; Sun, Chi-Kuang; Liu, Tzu-Ming; Chen, Hung-Pin; Yeh, Shih-Chia; Wu, Chih-Yu; Wang, Chung-Hsiung; Luo, Tang-Nian; Chen, Yi-Jan; Liu, Shen-Iuan; Sun, Chi-Kuang
臺大學術典藏	2009	A Phase-Locked Loop With Self-Calibrated Charge Pumps in 3-μm LTPS-TFT Technology	Lin, Wei-Ming; Liu, Shen-Iuan; Kuo, Chun-Hung; Li, Chun-Huai; Hsieh, Yao-Jen; Liu, Chun-Ting; Lin, Wei-Ming; Liu, Shen-Iuan; Kuo, Chun-Hung; Li, Chun-Huai; Hsieh, Yao-Jen; Liu, Chun-Ting
國立臺灣大學	2008-10	A 3~8GHz delay-locked loop with cycle jitter calibration	Chuang, Chi-Nan; Liu, Shen-Iuan
國立臺灣大學	2008-07	A 81.5~85.9GHz injection-locked frequency divider in 65nm CMOS	Cho, Lan-Chou; Tsai, Kun-Hung; Hung, Chao-Ching; Liu, Shen-Iuan
國立臺灣大學	2008-03	40-Gb/s transimpedance-AGC amplifier and CDR circuit for broadband data receivers in 90nm CMOS	Liao, Chih-Fan; Liu, Shen-Iuan
國立臺灣大學	2008-02	An all-digital fast-locking programmable DLL-based clock generator	Liang, Chuan-Kang; Yang, Rong-Jyi; Liu, Shen-Iuan
國立臺灣大學	2008	A digital calibration technique for charge pumps in phase-locked systems	Liang, Che-Fu; Chen, Shin-Hua; Liu, Shen-Iuan
國立臺灣大學	2008	An All-Digital Fast-Locking Programmable DLL-Based Clock Generator	Liang, Chuan-Kang; Yang, Rong-Jyi; Liu, Shen-Iuan
國立臺灣大學	2008	A 0.18-μm CMOS 1.25-Gbps Automatic-Gain-Control Amplifier	Wang, I-Hsin; Liu, Shen-Iuan
國立臺灣大學	2008	40 Gb/s Transimpedance-AGC Amplifier and CDR Circuit for Broadband Data Receivers in 90 nm CMOS	Liao, Chih-Fan; Liu, Shen-Iuan
國立臺灣大學	2008	A Jitter-Tolerance-Enhanced CDR Using a GDCO-Based Phase Detector	Liang, Che-Fu; Hwu, Sy-Chyuan; Liu, Shen-Iuan
國立臺灣大學	2008	A 50.8–53-GHz Clock Generator Using a Harmonic-Locked PD in 0.13-μm CMOS	Lee, Chihun; Cho, Lan-Chou; Wu, Jia-Hao; Liu, Shen-Iuan
國立臺灣大學	2008	A 3–8 GHz Delay-Locked Loop With Cycle Jitter Calibration	Chuang, Chi-Nan; Liu, Shen-Iuan
國立臺灣大學	2008	10-Gb/s Inductorless CDRs With Digital Frequency Calibration	Liang, Che-Fu; Chu, Hong-Lin; Liu, Shen-Iuan
國立臺灣大學	2008	A delay-locked loop with statistical background calibration	Kao, Shao-Ku; Liu, Shen-Iuan
國立臺灣大學	2008	A 40-Gb/s CMOS serial-link receiver with adaptive equalization and clock/data recovery	Liao, Chih-Fan; Liu, Shen-Iuan
國立臺灣大學	2008	An infinite phase shift delay-locked loop with voltage-controlled sawtooth delay line	Chen, Chao-Chyun; Liu, Shen-Iuan
國立臺灣大學	2008	Full-Rate Bang-Bang Phase/Frequency Detectors for Unilateral Continuous-Rate CDRs	Lin, Shao-Hung; Liu, Shen-Iuan
臺大學術典藏	2007-04-19T04:34:31Z	A cyclic CMOS time-to-digital converter with deep sub-nanosecond resolution	Chen, Poki;Liu, Shen-Iuan; Chen, Poki; Liu, Shen-Iuan
臺大學術典藏	2007-04-19T04:12:30Z	CMOS four-quadrant multiplier using triode transistors based on regulated cascode structure	Wu, Yan-Pei; Chen, Jiann-Jong; Liu, Shen-Iuan; Tsay, Jiann-Horng; Tsay, Jiann-Horng; Liu, Shen-Iuan; Chen, Jiann-Jong; Wu, Yan-Pei
國立臺灣大學	2007	A time-constant calibrated phase-locked loop with a fast-locked time	Han, Sung-Rung; Chuang, Chi-Nan; Liu, Shen-Iuan
國立臺灣大學	2007	A 40-550 MHz Harmonic-Free All-Digital Delay-Locked Loop Using a Variable SAR Algorithm	Yang, Rong-Jyi; Liu, Shen-Iuan
國立臺灣大學	2007	A CMOS 5-bit 5GSample/sec analog-to-digital converter in 0.13um CMOS	Wang, I-Hsin; Liu, Shen-Iuan
國立臺灣大學	2007	An Ultra-Wide-Band 0.4–10-GHz LNA in 0.18-μm CMOS	Chen, Ke-Hou; Lu, Jian-Hao; Chen, Bo-Jiun; Liu, Shen-Iuan
國立臺灣大學	2007	A multi-band burst-mode clock and data recovery circuit	Liang, Che-Fu; Hwu, Sy-Chyuan; Liu, Shen-Iuan
國立臺灣大學	2007	A capacitor multiplication technique using a second-generation current conveyor in the loop filter of the phase-locked loops	Chen, Chao-Chyun; Lee, Sheng-Chou; Liu, Shen-Iuan
國立臺灣大學	2007	A 1.2-V 37–38.5-GHz Eight-Phase Clock Generator in 0.13- μm CMOS Technology	Cho, Lan-Chou; Lee, Chihun; Liu, Shen-Iuan
國立臺灣大學	2007	A 62.5–625-MHz Anti-Reset All-Digital Delay-Locked Loop	Kao, Shao-Ku; Chen, Bo-Jiun; Liu, Shen-Iuan
國立臺灣大學	2007	Spur-suppression techniques for frequency synthesizers	Liang, Che-Fu; Chen, Hsin-Hua; Liu, Shen-Iuan
國立臺灣大學	2007	A 0.5–5-GHz Wide-Range Multiphase DLL With a Calibrated Charge Pump	Chuang, Chi-Nan; Liu, Shen-Iuan
國立臺灣大學	2007	A 2.5GHz all-digital delay-locked loop in 0.13μm CMOS technology	Yang, Rong-Jyi; Liu, Shen-Iuan
國立臺灣大學	2007	A DLL-based variable-phase clock buffer	Chen, Chao-Chyun; Chang, Jung-Yu; Liu, Shen-Iuan
淡江大學	2006-07	Magnetic-field-to-digital converter using PWM and TDC techniques	郭建宏; Kuo, Chien-hung; Chen, Shr-lung; Liu, Shen-iuan
國立臺灣大學	2006-02	CMOS Wideband Amplifiers Using Multiple Inductive-Series Peaking Technique	Wu, Chia-Hsin; Lee, Chih-Hun; Chen, Wei-Sheng; Liu, Shen-Iuan
國立臺灣大學	2006	A spur-reduction technique for a 5-GHz frequency synthesizer	Kuo, Chun-Yi; Chang, Jung-Yu; Liu, Shen-Iuan
國立臺灣大學	2006	A 1 V Phase Locked Loop with Leakage Compensation in 0.13 ?m CMOS Technology	CHUANG, Chi-Nan; LIU, Shen-Iuan
國立臺灣大學	2006	A 200-Mbps∼ 2-Gbps continuous-rate clock-and-data-recovery circuit	Yang, Rong-Jyi; Chao, Kuan-Hua; Liu, Shen-Iuan

顯示項目 16-65 / 185 (共4頁)
1 2 3 4 > >>
每頁顯示[10|25|50]項目

	English \| 正體中文 \| 简体中文 \| 總筆數 :0
	造訪人次 : 51904294 線上人數 : 953 教育部委託研究計畫計畫執行:國立臺灣大學圖書館