臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"liu shen iuan"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 41-90 of 185 (4 Page(s) Totally)
1 2 3 4 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
國立臺灣大學	2008	A 3–8 GHz Delay-Locked Loop With Cycle Jitter Calibration	Chuang, Chi-Nan; Liu, Shen-Iuan
國立臺灣大學	2008	10-Gb/s Inductorless CDRs With Digital Frequency Calibration	Liang, Che-Fu; Chu, Hong-Lin; Liu, Shen-Iuan
國立臺灣大學	2008	A delay-locked loop with statistical background calibration	Kao, Shao-Ku; Liu, Shen-Iuan
國立臺灣大學	2008	A 40-Gb/s CMOS serial-link receiver with adaptive equalization and clock/data recovery	Liao, Chih-Fan; Liu, Shen-Iuan
國立臺灣大學	2008	An infinite phase shift delay-locked loop with voltage-controlled sawtooth delay line	Chen, Chao-Chyun; Liu, Shen-Iuan
國立臺灣大學	2008	Full-Rate Bang-Bang Phase/Frequency Detectors for Unilateral Continuous-Rate CDRs	Lin, Shao-Hung; Liu, Shen-Iuan
臺大學術典藏	2007-04-19T04:34:31Z	A cyclic CMOS time-to-digital converter with deep sub-nanosecond resolution	Chen, Poki;Liu, Shen-Iuan; Chen, Poki; Liu, Shen-Iuan
臺大學術典藏	2007-04-19T04:12:30Z	CMOS four-quadrant multiplier using triode transistors based on regulated cascode structure	Wu, Yan-Pei; Chen, Jiann-Jong; Liu, Shen-Iuan; Tsay, Jiann-Horng; Tsay, Jiann-Horng; Liu, Shen-Iuan; Chen, Jiann-Jong; Wu, Yan-Pei
國立臺灣大學	2007	A time-constant calibrated phase-locked loop with a fast-locked time	Han, Sung-Rung; Chuang, Chi-Nan; Liu, Shen-Iuan
國立臺灣大學	2007	A 40-550 MHz Harmonic-Free All-Digital Delay-Locked Loop Using a Variable SAR Algorithm	Yang, Rong-Jyi; Liu, Shen-Iuan
國立臺灣大學	2007	A CMOS 5-bit 5GSample/sec analog-to-digital converter in 0.13um CMOS	Wang, I-Hsin; Liu, Shen-Iuan
國立臺灣大學	2007	An Ultra-Wide-Band 0.4–10-GHz LNA in 0.18-μm CMOS	Chen, Ke-Hou; Lu, Jian-Hao; Chen, Bo-Jiun; Liu, Shen-Iuan
國立臺灣大學	2007	A multi-band burst-mode clock and data recovery circuit	Liang, Che-Fu; Hwu, Sy-Chyuan; Liu, Shen-Iuan
國立臺灣大學	2007	A capacitor multiplication technique using a second-generation current conveyor in the loop filter of the phase-locked loops	Chen, Chao-Chyun; Lee, Sheng-Chou; Liu, Shen-Iuan
國立臺灣大學	2007	A 1.2-V 37–38.5-GHz Eight-Phase Clock Generator in 0.13- μm CMOS Technology	Cho, Lan-Chou; Lee, Chihun; Liu, Shen-Iuan
國立臺灣大學	2007	A 62.5–625-MHz Anti-Reset All-Digital Delay-Locked Loop	Kao, Shao-Ku; Chen, Bo-Jiun; Liu, Shen-Iuan
國立臺灣大學	2007	Spur-suppression techniques for frequency synthesizers	Liang, Che-Fu; Chen, Hsin-Hua; Liu, Shen-Iuan
國立臺灣大學	2007	A 0.5–5-GHz Wide-Range Multiphase DLL With a Calibrated Charge Pump	Chuang, Chi-Nan; Liu, Shen-Iuan
國立臺灣大學	2007	A 2.5GHz all-digital delay-locked loop in 0.13μm CMOS technology	Yang, Rong-Jyi; Liu, Shen-Iuan
國立臺灣大學	2007	A DLL-based variable-phase clock buffer	Chen, Chao-Chyun; Chang, Jung-Yu; Liu, Shen-Iuan
淡江大學	2006-07	Magnetic-field-to-digital converter using PWM and TDC techniques	郭建宏; Kuo, Chien-hung; Chen, Shr-lung; Liu, Shen-iuan
國立臺灣大學	2006-02	CMOS Wideband Amplifiers Using Multiple Inductive-Series Peaking Technique	Wu, Chia-Hsin; Lee, Chih-Hun; Chen, Wei-Sheng; Liu, Shen-Iuan
國立臺灣大學	2006	A spur-reduction technique for a 5-GHz frequency synthesizer	Kuo, Chun-Yi; Chang, Jung-Yu; Liu, Shen-Iuan
國立臺灣大學	2006	A 1 V Phase Locked Loop with Leakage Compensation in 0.13 ?m CMOS Technology	CHUANG, Chi-Nan; LIU, Shen-Iuan
國立臺灣大學	2006	A 200-Mbps∼ 2-Gbps continuous-rate clock-and-data-recovery circuit	Yang, Rong-Jyi; Chao, Kuan-Hua; Liu, Shen-Iuan
國立臺灣大學	2006	A 0.7–2-GHz Self-Calibrated Multiphase Delay-Locked Loop	Chang, Hsiang-Hui; Chang, Jung-Yu; Kuo, Chun-Yi; Liu, Shen-Iuan
國立臺灣大學	2006	A 155.52 Mbps–3.125 Gbps Continuous-Rate Clock and Data Recovery Circuit	Yang, Rong-Jyi; Chao, Kuan-Hua; Hwu, Sy-Chyuan; Liang, Chuan-Kang; Liu, Shen-Iuan
國立臺灣大學	2006	All-digital delay-locked loop/pulsewidth-control loop with adjustable duty cycles	Wang, You-Jen; Kao, Shao-Ku; Liu, Shen-Iuan
國立臺灣大學	2006	A Calibrated Pulse Generator for Impulse-Radio UWB Applications	Liang, Che-Fu; Liu, Shih-Tsai; Liu, Shen-Iuan
國立臺灣大學	2006	All-digital fast-locked synchronous duty cycle corrector	Kao, Shao-Ku; Liu, Shen-Iuan
國立臺灣大學	2005-09	A broadband noise-canceling CMOS LNA for 3.1-10.6-GHz UWB receiver	Liao, Chih-Fan; Liu, Shen-Iuan
淡江大學	2005-05-23	A tunable bandpass ΔΣ modulator using double sampling	郭建宏; Kuo, Chien-hung; Chen, Chang-hung; Huang, Shih-lin; Liu, Shen-iuan
國立臺灣大學	2005-05	A 15mW 69dB 2 Gsamples/s CMOS analog front-end for low-band UWB applications	Lee, Hua-Chin; Lin, Chien-Chih; Wu, Chia-Hsin; Liu, Shen-Iuan; Wang, Chorng-Kuang; Tsao, Hen-Wai
國立臺灣大學	2005-03	A Wide-Range and Fast-Locking All-Digital Cycle-Controlled Delay-Locked Loop	Chang, Hsiang-Hui; Liu, Shen-Iuan
國立臺灣大學	2005-03	CMOS Current-Mode Divider and Its Applications	Liu, Weihsing; Liu, Shen-Iuan; Wei, Shui-Ken
臺大學術典藏	2005-03	CMOS Current-Mode Divider and Its Applications	Wei, Shui-Ken; Liu, Weihsing; Liu, Shen-Iuan; Wei, Shui-Ken; Liu, Weihsing; Liu, Shen-Iuan
國立臺灣大學	2005	CMOS wideband amplifiers using multiple inductive-series peaking technique	Wu, Chia-Hsin; Lee, Chih-Hun; Chen, Wei-Sheng; Liu, Shen-Iuan
國立臺灣大學	2005	A single-path pulsewidth control loop with a built-in delay-locked loop	Han, Sung-Rung; Liu, Shen-Iuan
國立臺灣大學	2005	A wide-range multiphase delay-locked loop using mixed-mode VCDLs	Yang, Rong-Jyi; Liu, Shen-Iuan
國立臺灣大學	2005	A Fully Integrated 1.7-3.125 Gbps Clock and Data Recovery Circuit Using a Gated Frequency Detector	Yang, Rong-Jyi; Liu, Shen-Iuan
國立臺灣大學	2005	Selective metal parallel shunting inductor and its VCO application	Wu, Chia-Hsin; Kuo, Chun-Yi; Liu, Shen-Iuan
國立臺灣大學	2005	CMOS Differential-Mode Exponential Voltage-To-Current Converter	Liu, Weihsing; Liu, Shen-Iuan; Wei, Shui-Ken
淡江大學	2004-11	A 1-V 10.7-MHz fourth-order bandpass ΔΣ modulators using two switched op amps	郭建宏; Kuo, Chien-hung; Liu, Shen-iuan
國立臺灣大學	2004-08	A low power 5Gb/s transimpedance amplifier with dual feedback technique	Wang, I-Hsin; Liu, Chung-Shun; Liu, Shen-Iuan
國立臺灣大學	2004-08	A 1.7~3.125Gbps clock and data recovery circuit using a gated frequency detector	Yang, Rong-Jyi; Liu, Shen-Iuan
國立臺灣大學	2004-08	A 1.2V, 18mW, 10Gb/s SiGe transimpedance amplifier	Lee, Chihun; Wu, Chia-Hsin; Liu, Shen-Iuan
國立臺灣大學	2004-05	A 1V 4.2mW fully integrated 2.5Gb/s CMOS limiting amplifier using folded active inductors	Wu, Chia-Hsin; Liao, Jieh-Wei; Liu, Shen-Iuan
淡江大學	2004-04	Magnetic-to-digital converters using single-amplifier-based second-order delta-sigma modulators	郭建宏; Kuo, Chien-hung; Chen Shr-lung; Liu Shen-iuan
國立臺灣大學	2004-03	A 500-MHz–1.25-GHz Fast-Locking Pulsewidth Control Loop With Presettable Duty Cycle	Han, Sung-Rung; Liu, Shen-Iuan
臺大學術典藏	2004-03	A 500-MHz–1.25-GHz Fast-Locking Pulsewidth Control Loop With Presettable Duty Cycle	Han, Sung-Rung; Liu, Shen-Iuan; Han, Sung-Rung; Liu, Shen-Iuan

Showing items 41-90 of 185 (4 Page(s) Totally)
1 2 3 4 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| Total items :0
	Visitors : 51909082 Online Users : 837 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library