臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

关于TAIR
	计画说明

浏览
	典藏机构
	作者
	题名
	日期
	统计图表
	机构即时统计
	学术趋势

消息
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

著作权
	出版社及期刊政策查询
	TAIR著作权会议记录

相关连结
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"liu shen iuan"的相关文件

回到依作者浏览
依题名排序	依日期排序

显示项目 81-130 / 185 (共4页)
<< < 1 2 3 4 > >>
每页显示[10|25|50]项目

机构	日期	题名	作者
國立臺灣大學	2005	Selective metal parallel shunting inductor and its VCO application	Wu, Chia-Hsin; Kuo, Chun-Yi; Liu, Shen-Iuan
國立臺灣大學	2005	CMOS Differential-Mode Exponential Voltage-To-Current Converter	Liu, Weihsing; Liu, Shen-Iuan; Wei, Shui-Ken
淡江大學	2004-11	A 1-V 10.7-MHz fourth-order bandpass ΔΣ modulators using two switched op amps	郭建宏; Kuo, Chien-hung; Liu, Shen-iuan
國立臺灣大學	2004-08	A low power 5Gb/s transimpedance amplifier with dual feedback technique	Wang, I-Hsin; Liu, Chung-Shun; Liu, Shen-Iuan
國立臺灣大學	2004-08	A 1.7~3.125Gbps clock and data recovery circuit using a gated frequency detector	Yang, Rong-Jyi; Liu, Shen-Iuan
國立臺灣大學	2004-08	A 1.2V, 18mW, 10Gb/s SiGe transimpedance amplifier	Lee, Chihun; Wu, Chia-Hsin; Liu, Shen-Iuan
國立臺灣大學	2004-05	A 1V 4.2mW fully integrated 2.5Gb/s CMOS limiting amplifier using folded active inductors	Wu, Chia-Hsin; Liao, Jieh-Wei; Liu, Shen-Iuan
淡江大學	2004-04	Magnetic-to-digital converters using single-amplifier-based second-order delta-sigma modulators	郭建宏; Kuo, Chien-hung; Chen Shr-lung; Liu Shen-iuan
國立臺灣大學	2004-03	A 500-MHz–1.25-GHz Fast-Locking Pulsewidth Control Loop With Presettable Duty Cycle	Han, Sung-Rung; Liu, Shen-Iuan
臺大學術典藏	2004-03	A 500-MHz–1.25-GHz Fast-Locking Pulsewidth Control Loop With Presettable Duty Cycle	Han, Sung-Rung; Liu, Shen-Iuan; Han, Sung-Rung; Liu, Shen-Iuan
國立臺灣大學	2004-02	A 2 GHz CMOS variable-gain amplifier with 50 dB linear-in-magnitude controlled gain range for 10GBase-LX4 Ethernet	Wu, Chia-Hsin; Liu, Chang-Shun; Liu, Shen-Iuan
國立臺灣大學	2004	Low-voltage CMOS voltage-mode divider and its application	Liu, Weihsing; Liu, Shen-Iuan
國立臺灣大學	2004	A 500-MHz-1.25-GHz fast-locking pulsewidth control loop with presettable duty cycle	Han, Sung-Rung; Liu, Shen-Iuan
國立臺灣大學	2004	Low voltage and low power CMOS exponential-control variable-gain amplifier	Liu, Weihsing; Liu, Shen-Iuan
國立臺灣大學	2004	A Mixed-mode Synchronous Mirror Delay Insensitive to Supply and Load Variations	Sun, Chih-Hao; Liu, Shen-Iuan
國立臺灣大學	2004	Magnetic-to-digital converters using single-amplifier-based second-order delta-sigma modulators	Kuo, Chien-Hung; Chen, Shr-Lung; Liu, Shen-Iuan
國立臺灣大學	2004	A low voltage-power 13-bit 16 MSPS CMOS pipelined ADC	Liu, Ming-Huang; Huang, Kuo-Chan; Ou, Wei-Yang; Su, Tsung-Yi; Liu, Shen-Iuan
國立臺灣大學	2004	Low-voltage and low-power CMOS voltage-to-current converter	Liu, Weihsing; Liu, Shen-Iuan
國立臺灣大學	2004	A 3.125-Gb/s Clock and Data Recovery Circuit for the 10-Gbase-LX4 Ethernet	Yang, Rong-Jyi; Chen, Shang-Ping; Liu, Shen-Iuan
國立臺灣大學	2004	Low jitter and multirate clock and data recovery circuit using a MSADLL for chip-to-chip interconnection	Chang, Hsiang-Hui; Yang, Rong-Jyi; Liu, Shen-Iuan
國立臺灣大學	2004	A 1-V 10.7-MHz fourth-order bandpass ΔΣ modulators using two switched op amps	Kuo, Chien-Hung; Liu, Shen-Iuan
國立臺灣大學	2004	A 1.5 V 12-bit 16 MSPS CMOS Pipelined ADC with 68 dB	Liu, Ming-Huang; Ou, Wei-Yang; Su, Tsung-Yi; Huang, Kuo-Chan; Liu, Shen-Iuan
淡江大學	2003-12	A Sub-1V Fourth-Order Bandpass Delta-Sigma Modulator	Chang, Hsiang-hui; Kuo, Chien-hung; Liu, Ming-huang; Liu, Shen-Iuan
淡江大學	2003-08	A 1V, 11-Bits Double-Sampling Delta-Sigma Modulator	郭建宏; Kuo, Chien-hung; Kao, Tsung-kai; Liu, Shen-Iuan
國立臺灣大學	2003-06	Selective metal parallel shunting inductor and its VCO application	Wu, Chia-Hsin; Kuo, Chun-Yi; Liu, Shen-Iuan
國立臺灣大學	2003-06	Low jitter Butterworth delay-locked loops	Chang, Hsiang-Hui; Sun, Chih-Hao; Liu, Shen-Iuan
國立臺灣大學	2003-04	A Spread-Spectrum Clock Generator With Triangular Modulation	Chang, Hsiang-Hui; Hua, I-Hui; Liu, Shen-Iuan
淡江大學	2003-02	CMOS Magnetic Field to Frequency Converter	Chen, Shr-lung; Kuo, Chien-hung; Liu, Shen-iuan
國立臺灣大學	2003-01	CMOS exponential function generator	Liu, Weihsing; Liu, Shen-Iuan
國立臺灣大學	2003	A fast locking and low jitter delay-locked loop using DHDL	Chang, Hsiang-Hui; Lin, Jyh-Woei; Liu, Shen-Iuan
國立臺灣大學	2003	CMOS magnetic field to frequency converter	Chen, Shr-Lung; Kuo, Chien-Hung; Liu, Shen-Iuan
國立臺灣大學	2003	Analysis of on-chip spiral inductors using the distributed capacitance model	Wu, Chia-Hsin; Tang, Chih-Chun; Liu, Shen-Iuan
國立臺灣大學	2003	An 800Mb/s tracking clock recovery receiver for the IEEE P1394a serial bus	Chang, Hsiang-Hui; Dehng, Giang-Kaai; Liu, Shen-Iuan
國立臺灣大學	2003	CMOS Tunable 1/x Circuit and its Applications	Liu, Weihsing; Liu, Shen-Iuan
國立臺灣大學	2003	A sub-1V fourth-order bandpass delta-sigma modulator	Chang, Hsiang-Hui; Kuo, Chien-Hung; Liu, Ming-Huang; Liu, Shen-Iuan
淡江大學	2002-12	Multi-bit Delta-Sigma Modulator Using a Modified DWA Algorithm	Kuo, Chien-hung; Hsueh, Tzu-chien; Liu, Shen-iuan
國立臺灣大學	2002-08	Analysis of on-chip spiral inductors using the distributed capacitance model	Wu, Chia-Hsin; Tang, Chih-Chun; Liu, Shen-Iuan
國立臺灣大學	2002-08	A 0.8 V switched-opamp bandpass /spl Delta//spl Sigma/ modulator using a two-path architecture	Chang, Hsiang-Hui; Chen, Shang-Ping; Cheng, Kuang-Wei; Liu, Shen-Iuan
臺大學術典藏	2002-08	A 0.8 V switched-opamp bandpass /spl Delta//spl Sigma/ modulator using a two-path architecture	Chang, Hsiang-Hui; Chen, Shang-Ping; Cheng, Kuang-Wei; Liu, Shen-Iuan; Chang, Hsiang-Hui; Chen, Shang-Ping; Cheng, Kuang-Wei; Liu, Shen-Iuan
國立臺灣大學	2002-05	A 6 MHz-130 MHz DLL with a fixed latency of one clock cycle delay	Chang, Hsiang-Hui; Lin, Jyh-Woei; Liu, Shen-Iuan
國立臺灣大學	2002-05	A wide-range and fixed latency of one clock cycle delay-locked loop	Chang, Hsiang-Hui; Lin, Jyh-Woei; Liu, Shen-Iuan
國立臺灣大學	2002-05	CMOS 2.4-GHz receiver front end with area-efficient inductors and digitally calibrated 90/spl deg/ delay network	Tang, Chih-Chun; Wu, Chia-Hsin; Li, Kun-Hsien; Lee, Tai-Cheng; Liu, Shen-Iuan
國立臺灣大學	2002-05	Analysis and application of miniature 3D inductor	Wu, Chia-Hsin; Tang, Chih-Chun; Chiu, Chi-Kun; Liu, Shen-Iuan
臺大學術典藏	2002-05	A 6 MHz-130 MHz DLL with a fixed latency of one clock cycle delay	Liu, Shen-Iuan; Chang, Hsiang-Hui; Lin, Jyh-Woei; Liu, Shen-Iuan; Chang, Hsiang-Hui; Lin, Jyh-Woei
臺大學術典藏	2002-05	CMOS 2.4-GHz receiver front end with area-efficient inductors and digitally calibrated 90/spl deg/ delay network	Tang, Chih-Chun; Wu, Chia-Hsin; Li, Kun-Hsien; Lee, Tai-Cheng; Liu, Shen-Iuan; Tang, Chih-Chun; Wu, Chia-Hsin; Li, Kun-Hsien; Lee, Tai-Cheng; Liu, Shen-Iuan
國立臺灣大學	2002-04	2.4 GHz offset-cancelling down-conversion mixer	Tang, Chih-Chun; Li, Kun-Hsien; Liu, Shen-Iuan
國立臺灣大學	2002	Miniature 3-D Inductors in Standard CMOS Process	Tang, Chih-Chun; Wu, Chia-Hsin; Liu, Shen-Iuan
國立臺灣大學	2002	A wide-range delay-locked loop with a fixed latency of one clock cycle	Chang, Hsiang-Hui; Lin, Jyh-Woei; Yang, Ching-Yuan; Liu, Shen-Iuan
國立臺灣大學	2002	Systematic generation of current-mode linear transformation filters based on multiple output CCIIs	Hwang, Yuh-Shyan; Hung, Pei-Tzu; Chen, Wei; Liu, Shen-Iuan
國立臺灣大學	2002	A 1V 5.8GHz low noise amplifier in a 0.35um standard CMOS process	Tang, Chih-Chun; Liu, Shen-Iuan

显示项目 81-130 / 185 (共4页)
<< < 1 2 3 4 > >>
每页显示[10|25|50]项目

	English \| 正體中文 \| 简体中文 \| 总笔数 :0
	造访人次 : 51882910 在线人数 : 932 教育部委托研究计画计画执行:国立台湾大学图书馆