English  |  正體中文  |  简体中文  |  总笔数 :0  
造访人次 :  51911688    在线人数 :  1461
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

"liu shen iuan"的相关文件

回到依作者浏览
依题名排序 依日期排序

显示项目 86-110 / 185 (共8页)
<< < 1 2 3 4 5 6 7 8 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
國立臺灣大學 2004-08 A 1.2V, 18mW, 10Gb/s SiGe transimpedance amplifier Lee, Chihun; Wu, Chia-Hsin; Liu, Shen-Iuan
國立臺灣大學 2004-05 A 1V 4.2mW fully integrated 2.5Gb/s CMOS limiting amplifier using folded active inductors Wu, Chia-Hsin; Liao, Jieh-Wei; Liu, Shen-Iuan
淡江大學 2004-04 Magnetic-to-digital converters using single-amplifier-based second-order delta-sigma modulators 郭建宏; Kuo, Chien-hung; Chen Shr-lung; Liu Shen-iuan
國立臺灣大學 2004-03 A 500-MHz–1.25-GHz Fast-Locking Pulsewidth Control Loop With Presettable Duty Cycle Han, Sung-Rung; Liu, Shen-Iuan
臺大學術典藏 2004-03 A 500-MHz–1.25-GHz Fast-Locking Pulsewidth Control Loop With Presettable Duty Cycle Han, Sung-Rung; Liu, Shen-Iuan; Han, Sung-Rung; Liu, Shen-Iuan
國立臺灣大學 2004-02 A 2 GHz CMOS variable-gain amplifier with 50 dB linear-in-magnitude controlled gain range for 10GBase-LX4 Ethernet Wu, Chia-Hsin; Liu, Chang-Shun; Liu, Shen-Iuan
國立臺灣大學 2004 Low-voltage CMOS voltage-mode divider and its application Liu, Weihsing; Liu, Shen-Iuan
國立臺灣大學 2004 A 500-MHz-1.25-GHz fast-locking pulsewidth control loop with presettable duty cycle Han, Sung-Rung; Liu, Shen-Iuan
國立臺灣大學 2004 Low voltage and low power CMOS exponential-control variable-gain amplifier Liu, Weihsing; Liu, Shen-Iuan
國立臺灣大學 2004 A Mixed-mode Synchronous Mirror Delay Insensitive to Supply and Load Variations Sun, Chih-Hao; Liu, Shen-Iuan
國立臺灣大學 2004 Magnetic-to-digital converters using single-amplifier-based second-order delta-sigma modulators Kuo, Chien-Hung; Chen, Shr-Lung; Liu, Shen-Iuan
國立臺灣大學 2004 A low voltage-power 13-bit 16 MSPS CMOS pipelined ADC Liu, Ming-Huang; Huang, Kuo-Chan; Ou, Wei-Yang; Su, Tsung-Yi; Liu, Shen-Iuan
國立臺灣大學 2004 Low-voltage and low-power CMOS voltage-to-current converter Liu, Weihsing; Liu, Shen-Iuan
國立臺灣大學 2004 A 3.125-Gb/s Clock and Data Recovery Circuit for the 10-Gbase-LX4 Ethernet Yang, Rong-Jyi; Chen, Shang-Ping; Liu, Shen-Iuan
國立臺灣大學 2004 Low jitter and multirate clock and data recovery circuit using a MSADLL for chip-to-chip interconnection Chang, Hsiang-Hui; Yang, Rong-Jyi; Liu, Shen-Iuan
國立臺灣大學 2004 A 1-V 10.7-MHz fourth-order bandpass ΔΣ modulators using two switched op amps Kuo, Chien-Hung; Liu, Shen-Iuan
國立臺灣大學 2004 A 1.5 V 12-bit 16 MSPS CMOS Pipelined ADC with 68 dB Liu, Ming-Huang; Ou, Wei-Yang; Su, Tsung-Yi; Huang, Kuo-Chan; Liu, Shen-Iuan
淡江大學 2003-12 A Sub-1V Fourth-Order Bandpass Delta-Sigma Modulator Chang, Hsiang-hui; Kuo, Chien-hung; Liu, Ming-huang; Liu, Shen-Iuan
淡江大學 2003-08 A 1V, 11-Bits Double-Sampling Delta-Sigma Modulator 郭建宏; Kuo, Chien-hung; Kao, Tsung-kai; Liu, Shen-Iuan
國立臺灣大學 2003-06 Selective metal parallel shunting inductor and its VCO application Wu, Chia-Hsin; Kuo, Chun-Yi; Liu, Shen-Iuan
國立臺灣大學 2003-06 Low jitter Butterworth delay-locked loops Chang, Hsiang-Hui; Sun, Chih-Hao; Liu, Shen-Iuan
國立臺灣大學 2003-04 A Spread-Spectrum Clock Generator With Triangular Modulation Chang, Hsiang-Hui; Hua, I-Hui; Liu, Shen-Iuan
淡江大學 2003-02 CMOS Magnetic Field to Frequency Converter Chen, Shr-lung; Kuo, Chien-hung; Liu, Shen-iuan
國立臺灣大學 2003-01 CMOS exponential function generator Liu, Weihsing; Liu, Shen-Iuan
國立臺灣大學 2003 A fast locking and low jitter delay-locked loop using DHDL Chang, Hsiang-Hui; Lin, Jyh-Woei; Liu, Shen-Iuan

显示项目 86-110 / 185 (共8页)
<< < 1 2 3 4 5 6 7 8 > >>
每页显示[10|25|50]项目