English  |  正體中文  |  简体中文  |  总笔数 :2823698  
造访人次 :  30510211    在线人数 :  3100
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

"lu liang hung"的相关文件

回到依作者浏览
依题名排序 依日期排序

显示项目 6-30 / 60 (共3页)
1 2 3 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
國立臺灣大學 2010 A transimpedance amplifier with a tunable bandwidth in 0.18-μm CMOS Chien, Chih-Kang; Hsieh, Hsieh-Hung; Chen, Huan-Sheng; Lu, Liang-Hung
國立臺灣大學 2010 Lower the voltage of CMOS RFIC Lu, Liang-Hung; Chen, Huan-Sheng
國立臺灣大學 2009 MMICs in the millimeter-wave regime Wang, Huei; Lin, Kun-You; Tsai, Zuo-Min; Lu, Liang-Hung; Lu, Hsin-Chia; Wang, Chi-Hsueh; Tsai, Jeng-Han; Huang, Tian-Wei; Lin, Yi-Cheng
國立臺灣大學 2009 A 10 GHz Phase-Locked Loop With a Compact Low-Pass Filter in 0.18 um CMOS Li, Sin-Jhih; Hsieh, Hsieh-Hung; Lu, Liang-Hung
國立臺灣大學 2009 A 0.6 V low-power wide-range delay-locked loop in 0.18 ?m CMOS Lu, Chung-Ting; Hsieh, Hsieh-Hung; Lu, Liang-Hung
國立臺灣大學 2009 An experimental ultra-low-voltage demodulator in 0.18 ?m CMOS Lai, Li-Shin; Hsieh, Hsieh-Hung; Weng, Po-Shuan; Lu, Liang-Hung
國立臺灣大學 2009 A 40-GHz low-noise amplifier with a positive-feedback network in 0.18-μm CMOS Hsieh, Hsieh-Hung; Lu, Liang-Hung
國立臺灣大學 2009 A V-band CMOS VCO with an admittance-transforming cross-coupled pair Hsieh, Hsieh-Hung; Lu, Liang-Hung
臺大學術典藏 2009 A 10 GHz Phase-Locked Loop With a Compact Low-Pass Filter in 0.18 um CMOS Li, Sin-Jhih; Hsieh, Hsieh-Hung; Lu, Liang-Hung; Li, Sin-Jhih; Hsieh, Hsieh-Hung; Lu, Liang-Hung
臺大學術典藏 2009 A 0.6 V low-power wide-range delay-locked loop in 0.18 ?m CMOS Lu, Chung-Ting; Hsieh, Hsieh-Hung; Lu, Liang-Hung; Lu, Chung-Ting; Hsieh, Hsieh-Hung; Lu, Liang-Hung
臺大學術典藏 2009 An experimental ultra-low-voltage demodulator in 0.18 ?m CMOS Lai, Li-Shin; Hsieh, Hsieh-Hung; Weng, Po-Shuan; Lu, Liang-Hung; Lai, Li-Shin; Hsieh, Hsieh-Hung; Weng, Po-Shuan; Lu, Liang-Hung
國立臺灣大學 2008 A build-in self-test technique for RF low-noise amplifiers Huang, Yen-Chih; Hsieh, Hsieh-Hung; Lu, Liang-Hung
國立臺灣大學 2008 A 24-GHz Receiver Frontend With an LO Signal Generator in 0.18-μm CMOS Chen, Yu-Hsin; Hsieh, Hsieh-Hung; Lu, Liang-Hung
國立臺灣大學 2008 A 5.2-GHz CMOS T/R switch for ultra-low-voltage operations Wang, Jih-Hsin; Hsieh, Hsieh-Hung; Lu, Liang-Hung
國立臺灣大學 2008 A 3–5 GHz Frequency-Tunable Receiver Frontend for Multiband Applications Wu, Chong-Ru; Hsieh, Hsieh-Hung; Lai, Li-Shin; Lu, Liang-Hung
國立臺灣大學 2008 An image-band-rejection technique for error detection of on-chip quadrature phases Lai, Li-Shin; Hsieh, Hsieh-Hung; Lu, Liang-Hung
國立臺灣大學 2007 A 16-GHz triple-modulus phase-switching prescaler and its application to a 15-GHz frequency synthesizer in 0.18-μm CMOS Peng, Yu-Hsun; Lu, Liang-Hung
國立臺灣大學 2007 A high-performance CMOS voltage-controlled oscillator for ultra-low-voltage operations Hsieh, Hsieh-Hung; Lu, Liang-Hung
國立臺灣大學 2007 A 15/30-GHz Dual-Band Multiphase Voltage-Controlled Oscillator in 0.18- μm CMOS Hsieh, Hsieh-Hung; Hsu, Ying-Chih; Lu, Liang-Hung
國立臺灣大學 2007 An ultra-wideband distributed active mixer MMIC in 0.18-μm CMOS technology Wu, Chong-Ru; Hsieh, Hsieh-Hung; Lu, Liang-Hung
國立臺灣大學 2007 A Ku-Band Frequency Synthesizer in 0.18-μm CMOS Technology Peng, Yu-Hsun; Lu, Liang-Hung
國立臺灣大學 2007 A 10-Gb/s inductorless CMOS limiting amplifier with third-order interleaving active feedback Huang, Huei-Yan; Chien, Jun-Chau; Lu, Liang-Hung
國立臺灣大學 2007 A compact quadrature hybrid MMIC using CMOS active inductors Hsieh, Hsieh-Hung; Liao, Yu-Te; Lu, Liang-Hung
國立臺灣大學 2007 Design of ultra-low-voltage RF frontends with complementary current-reused architectures Hsieh, Hsieh-Hung; Lu, Liang-Hung
國立臺灣大學 2007 A 20-Gb/s 1:2 Demultiplexer with capacitive-splitting current-mode-logic latches Chien, Jun-Chau; Lu, Liang-Hung

显示项目 6-30 / 60 (共3页)
1 2 3 > >>
每页显示[10|25|50]项目