|
English
|
正體中文
|
简体中文
|
0
|
|
???header.visitor??? :
51742095
???header.onlineuser??? :
1087
???header.sponsordeclaration???
|
|
|
|
???tair.name??? >
???browser.page.title.author???
|
"lu np"???jsp.browse.items-by-author.description???
Showing items 1-8 of 8 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 國立交通大學 |
2019-04-02T05:59:24Z |
Memory system design in superscalar processing
|
Lu, NP; Chung, CP |
| 國立交通大學 |
2014-12-08T15:48:55Z |
Parallelism exploitation in superscalar multiprocessing
|
Lu, NP; Chung, CP |
| 國立交通大學 |
2014-12-08T15:45:37Z |
Fault-tolerant gamma interconnection networks by chaining
|
Chen, CW; Lu, NP; Chen, TF; Chung, CP |
| 國立交通大學 |
2014-12-08T15:45:16Z |
Applying stack simulation for branch target buffers
|
Shiu, RM; Lu, NP; Chung, CP |
| 國立交通大學 |
2014-12-08T15:40:52Z |
3-disjoint gamma interconnection networks
|
Chen, CW; Lu, NP; Chung, CP |
| 國立交通大學 |
2014-12-08T15:03:12Z |
Memory system design in superscalar processing
|
Lu, NP; Chung, CP |
| 國立交通大學 |
2014-12-08T15:02:43Z |
A fault-tolerant multistage combining network
|
Lu, NP; Chung, CP |
| 國立交通大學 |
2014-12-08T15:02:24Z |
Delayed precise invalidation - A software cache coherence scheme
|
Hwang, TS; Lu, NP; Chung, CP |
Showing items 1-8 of 8 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
