臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"lu s k"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 51-70 of 70 (2 Page(s) Totally)
<< < 1 2
View [10|25|50] records per page

Institution	Date	Title	Author
國立臺灣科技大學	2013	Fault scrambling techniques for yield enhancement of embedded memories	Lu, S.-K.;Jheng, H.-C.;Hashizume, M.;Huang, J.-L.;Ning, P.
國立臺灣科技大學	2013	DFT for supply current testing to detect open defects at interconnects in 3D ICs	Suenaga, S.;Hashizume, M.;Yotsuyanagi, H.;Lu, S.-K.;Roth, Z.
國立臺灣科技大學	2013	An efficient test and repair flow for yield enhancement of one-time-programming NROM-based ROMs	Li, T.-L.;Hashizume, M.;Lu, S.-K.
國立臺灣科技大學	2013	Synergistic reliability and yield enhancement techniques for embedded SRAMs	Lu, S.-K.;Huang, H.-H.;Huang, J.-L.;Ning, P.
國立臺灣科技大學	2012	Efficient built-in self-repair techniques for multiple repairable embedded RAMs	Lu, S.-K.;Wang, Z.-Y.;Tsai, Y.-M.;Chen, J.-L.
國立臺灣科技大學	2012	Improving reusability of test symbols for test data compression	Lu, S.-K.;Huang, Y.-C.
國立臺灣科技大學	2012	Scrambling and data inversion techniques for yield enhancement of NROM-Based ROMs	Lu, S.-K.;Li, T.-L.;Ning, P.
國立臺灣科技大學	2012	On test and repair of 3D random access memory	Wu, C.-W.; Lu, S.-K.; Li, J.-F.
國立臺灣科技大學	2012	Yield enhancement techniques for 3-dimensional random access memories	Lu, S.-K.;Chang, T.-W.;Hsu, H.-Y.
國立臺灣科技大學	2011	Speeding Up Emulation-Based Diagnosis Techniques for Logic Cores	Lu, S.K.;Chen, Y.M.;Huang, S.Y.;Wu, C.W.
國立臺灣科技大學	2009	Wireless built-in self-repair architectures for embedded RAMs	Wang Z.-Y; Tsai Y.-M.; Hsiao Y.-C.; Lu S.-K.
國立臺灣科技大學	2009	Built-in self-repair techniques for heterogeneous memory cores	Wang Z.-Y.; Tsai Y.-M.; Lu S.-K.
國立臺灣大學	1993-05	Enhancing testability of VLSI arrays for fast Fourier transform	Lu, S.-K.; Wu, C.-W.; Kuo, S.-Y.
國立臺灣大學	1992-03	Testable Design of Systolic Arrays for Discrete Cosine Transform	Lu, S. K.; Wu, C. W.; 郭斯彥; Lu, S. K.; Wu, C. W.; Kuo, Sy-Yen
臺大學術典藏	1992-03	Testable Design of Systolic Arrays for Discrete Cosine Transform	Wu, C. W.; Lu, S. K.; Kuo, Sy-Yen; Lu, S. K.; Wu, C. W.; 郭斯彥; Lu, S. K.; Kuo, Sy-Yen
國立臺灣大學	1992	Design of Easily Testable VLSI Arrays for Discrete Cosine Transform	Lu, S. K.; Wu, C. W.; 郭斯彥; Lu, S. K.; Wu, C. W.; Kuo, Sy-Yen
臺大學術典藏	1992	Design of Easily Testable VLSI Arrays for Discrete Cosine Transform	Lu, S. K.; Wu, C. W.; Kuo, Sy-Yen; Lu, S. K.; Wu, C. W.; 郭斯彥; Kuo, Sy-Yen
國立臺灣大學	1991-08	Design and Evaluation of Fault-Tolerant Interleaved Memory Systems	郭斯彥; Louri, A.; Liang, S. C.; Lu, S. K.; Wu, C. W.; Kuo, Sy-Yen; Louri, A.; Liang, S. C.; Lu, S. K.; Wu, C. W.
臺大學術典藏	1991-08	Design and Evaluation of Fault-Tolerant Interleaved Memory Systems	Lu, S. K.; Wu, C. W.; Kuo, Sy-Yen; Liang, S. C.; 郭斯彥; Liang, S. C.; Louri, A.; Louri, A.; Liang, S. C.; Lu, S. K.; Wu, C. W.; Kuo, Sy-Yen
國立臺灣大學	1988	Reproduction of Lobsters	Lu, S. K.; 郭欽明; Lu, S. K.; Kuo, Ching-Ming

Showing items 51-70 of 70 (2 Page(s) Totally)
<< < 1 2
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| Total items :0
	Visitors : 51769348 Online Users : 1254 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library