|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"lu s k"
Showing items 61-70 of 70 (2 Page(s) Totally)
<< < 1 2
View [10|25|50] records per page
| 國立臺灣科技大學 |
2009 |
Wireless built-in self-repair architectures for embedded RAMs
|
Wang Z.-Y; Tsai Y.-M.; Hsiao Y.-C.; Lu S.-K. |
| 國立臺灣科技大學 |
2009 |
Built-in self-repair techniques for heterogeneous memory cores
|
Wang Z.-Y.; Tsai Y.-M.; Lu S.-K. |
| 國立臺灣大學 |
1993-05 |
Enhancing testability of VLSI arrays for fast Fourier transform
|
Lu, S.-K.; Wu, C.-W.; Kuo, S.-Y. |
| 國立臺灣大學 |
1992-03 |
Testable Design of Systolic Arrays for Discrete Cosine Transform
|
Lu, S. K.; Wu, C. W.; 郭斯彥; Lu, S. K.; Wu, C. W.; Kuo, Sy-Yen |
| 臺大學術典藏 |
1992-03 |
Testable Design of Systolic Arrays for Discrete Cosine Transform
|
Wu, C. W.; Lu, S. K.; Kuo, Sy-Yen; Lu, S. K.; Wu, C. W.; 郭斯彥; Lu, S. K.; Kuo, Sy-Yen |
| 國立臺灣大學 |
1992 |
Design of Easily Testable VLSI Arrays for Discrete Cosine Transform
|
Lu, S. K.; Wu, C. W.; 郭斯彥; Lu, S. K.; Wu, C. W.; Kuo, Sy-Yen |
| 臺大學術典藏 |
1992 |
Design of Easily Testable VLSI Arrays for Discrete Cosine Transform
|
Lu, S. K.; Wu, C. W.; Kuo, Sy-Yen; Lu, S. K.; Wu, C. W.; 郭斯彥; Kuo, Sy-Yen |
| 國立臺灣大學 |
1991-08 |
Design and Evaluation of Fault-Tolerant Interleaved Memory Systems
|
郭斯彥; Louri, A.; Liang, S. C.; Lu, S. K.; Wu, C. W.; Kuo, Sy-Yen; Louri, A.; Liang, S. C.; Lu, S. K.; Wu, C. W. |
| 臺大學術典藏 |
1991-08 |
Design and Evaluation of Fault-Tolerant Interleaved Memory Systems
|
Lu, S. K.; Wu, C. W.; Kuo, Sy-Yen; Liang, S. C.; 郭斯彥; Liang, S. C.; Louri, A.; Louri, A.; Liang, S. C.; Lu, S. K.; Wu, C. W.; Kuo, Sy-Yen |
| 國立臺灣大學 |
1988 |
Reproduction of Lobsters
|
Lu, S. K.; 郭欽明; Lu, S. K.; Kuo, Ching-Ming |
Showing items 61-70 of 70 (2 Page(s) Totally)
<< < 1 2
View [10|25|50] records per page
|
