|
"lu s s"的相關文件
顯示項目 76-85 / 266 (共27頁) << < 3 4 5 6 7 8 9 10 11 12 > >> 每頁顯示[10|25|50]項目
| 臺大學術典藏 |
2018-09-10T08:41:34Z |
A fully-integrated cantilever-based DNA detection SoC in a CMOS Bio-MEMS process
|
Huang, C.-W.; Lin, T.-H.; Lin, C.-T.; Chen, L.-G.; Hsiao, P.-Y.; Wu, B.-R.; Hsueh, H.-T.; Kuo, B.-J.; Tsai, H.-H.; Liao, H.-H.; Juang, Y.-Z.; Wang, C.-K.; Lu, S.-S.; Huang, C.-W.; Lin, T.-H.; Lin, C.-T.; Chen, L.-G.; Hsiao, P.-Y.; Wu, B.-R.; Hsueh, H.-T.; Kuo, B.-J.; Tsai, H.-H.; Liao, H.-H.; Juang, Y.-Z.; Wang, C.-K.; Lu, S.-S.; Huang, Y.-J.; CHIH-TING LIN et al. |
| 臺大學術典藏 |
2018-09-10T08:15:04Z |
6.8-10 GHz frequency synthesizer for software-defined-radio
|
Chen, H.-C.; Lu, S.-S.; SHEY-SHI LU |
| 臺大學術典藏 |
2018-09-10T08:15:03Z |
A 4.9-dB NF 53.5-62-GHz micro-machined CMOS wideband LNA with small group-delay-variation
|
Chen, C.-C.; Lin, Y.-S.; Huang, P.-L.; Chang, J.-F.; Lu, S.-S.; SHEY-SHI LU |
| 臺大學術典藏 |
2018-09-10T08:15:03Z |
A 0.4-6 GHz variable-gain driver amplifier for software-defined radio
|
Lin, K.-T.; Chen, H.-K.; Wang, T.; Lu, S.-S.; SHEY-SHI LU |
| 臺大學術典藏 |
2018-09-10T08:15:02Z |
Analysis and design of on-sensor ECG processors for realtime detection of VF, VT, and PVC
|
Chiang, C.-Y.;Chen, H.-H.;Chen, T.-C.;Liu, C.-S.;Huang, Y.-J.;Lu, S.-S.;Lin, C.-W.;Chen, L.-G.; Chiang, C.-Y.; Chen, H.-H.; Chen, T.-C.; Liu, C.-S.; Huang, Y.-J.; Lu, S.-S.; Lin, C.-W.; Chen, L.-G.; LIANG-GEE CHEN; SHEY-SHI LU; CHII-WANN LIN |
| 臺大學術典藏 |
2018-09-10T08:15:02Z |
Analysis and design of a CMOS UWB LNA with dual-RLC-branch wideband input matching network
|
Lin, Y.-S.; Chen, C.-Z.; Yang, H.-Y.; Chen, C.-C.; Lee, J.-H.; Huang, G.-W.; Lu, S.-S.; SHEY-SHI LU |
| 臺大學術典藏 |
2018-09-10T08:15:02Z |
Analysis and design of a 1.628-GHz compact wideband LNA in 90-nm CMOS using a π-match input network
|
Chen, H.-K.; Lin, Y.-S.; Lu, S.-S.; SHEY-SHI LU |
| 臺大學術典藏 |
2018-09-10T08:15:02Z |
A single-VCO fractional-N frequency synthesizer for digital TV tuners
|
SHEY-SHI LU; Lu, S.-S.; Yang, Y.-C. |
| 臺大學術典藏 |
2018-09-10T08:15:02Z |
A programmable edge-combining DLL with a current-splitting charge pump for spur suppression
|
Liao, F.-R.; Lu, S.-S.; SHEY-SHI LU |
| 臺大學術典藏 |
2018-09-10T08:15:02Z |
A 50-mW, 386 GHz/mm2 wideband amplifier in 0.13-μm CMOS technology
|
Chen, H.-K.; Wang, T.; Lin, K.-T.; Chen, H.-C.; Lu, S.-S.; SHEY-SHI LU |
顯示項目 76-85 / 266 (共27頁) << < 3 4 5 6 7 8 9 10 11 12 > >> 每頁顯示[10|25|50]項目
|