|
"mao w l"的相關文件
顯示項目 1-10 / 26 (共3頁)
1 2 3 > >>
每頁顯示[10|25|50]項目
| 臺大學術典藏 |
2018-09-10T14:54:02Z |
Memory-based two-dimensional-parallel differential matched filter correlator for global navigation satellite system code acquisition
|
Chen, C.-W.;Chen, S.-H.;Tsao, H.-W.;Mao, W.-L.; Chen, C.-W.; Chen, S.-H.; Tsao, H.-W.; Mao, W.-L.; HEN-WAI TSAO |
| 臺大學術典藏 |
2018-09-10T09:17:53Z |
Memory resource integration of GNSS code acquisition
|
Chen, C.-W.; Chen, S.-H.; Mao, W.-L.; Tsao, H.-W.; HEN-WAI TSAO |
| 臺大學術典藏 |
2018-09-10T08:09:23Z |
Matched-filter-based low-complexity correlator for simultaneously acquiring global positioning system satellites
|
Lee, Y.-T.;Chang, C.-M.;Mao, W.-L.;Chang, F.-R.;Tsao, H.-W.; Lee, Y.-T.; Chang, C.-M.; Mao, W.-L.; Chang, F.-R.; Tsao, H.-W.; HEN-WAI TSAO |
| 臺大學術典藏 |
2018-09-10T08:09:23Z |
Design of a robust multi-channel timing recovery system with imperfect channel state information for 10GBASE-T
|
Chien, Y.-R.;Mao, W.-L.;Tsao, H.-W.; Chien, Y.-R.; Mao, W.-L.; Tsao, H.-W.; HEN-WAI TSAO |
| 臺大學術典藏 |
2018-09-10T07:28:42Z |
Adaptive two-stage equalisation and FEXT cancellation architecture for 10GBASE-T system
|
Chien, Y.-R.;Tsao, H.-W.;Mao, W.-L.; Chien, Y.-R.; Tsao, H.-W.; Mao, W.-L.; HEN-WAI TSAO |
| 臺大學術典藏 |
2018-09-10T07:28:40Z |
Two approaches for GPS interference annihilation
|
Chen, W.-Y.;Chang, F.-R.;Tsao, H.-W.;Mao, W.-L.; Chen, W.-Y.; Chang, F.-R.; Tsao, H.-W.; Mao, W.-L.; HEN-WAI TSAO |
| 臺大學術典藏 |
2018-09-10T06:56:32Z |
A novel low-complexity acquisition method for next generation GNSS signals
|
Lee, P.-H.; Liu, D.-H.; Mao, W.-L.; Tsao, H.-W.; Chang, F.-R.; Yeh, H.-C.; Chen, K.-T.; HEN-WAI TSAO |
| 臺大學術典藏 |
2018-09-10T06:56:32Z |
A novel baud-rate timing error detector design for baseband transmission system using tomlinson-harashima precoder
|
Chien, Y.-R.; Mao, W.-L.; Tsao, H.-W.; HEN-WAI TSAO |
| 臺大學術典藏 |
2018-09-10T06:22:12Z |
Acquisition of GPS software receiver using split-radix FFT
|
Lin, W.H.; Mao, W.L.; Tsao, H.W.; Chang, F.R.; Huang, W.H.; HEN-WAI TSAO |
| 臺大學術典藏 |
2018-09-10T06:22:12Z |
A multi-channel symbol timing recovery architecture for 10GBASE-T system
|
Chien, Y.-R.; Lee, J.-H.; Tsao, H.-W.; Mao, W.-L.; HEN-WAI TSAO |
顯示項目 1-10 / 26 (共3頁)
1 2 3 > >>
每頁顯示[10|25|50]項目
|
