English  |  正體中文  |  简体中文  |  2826208  
???header.visitor??? :  31897884    ???header.onlineuser??? :  1438
???header.sponsordeclaration???
 		 
???search.scope??? ???search.advance???
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???
???ui.leftmenu.explanation???

???ui.leftmenu.bartitle???
Repositories
Author
Title
Date
???ui.leftmenu.statisticschart???
???ui.leftmenu.realtimefacts???
???ui.leftmenu.trend???

???index.news???
2019臺灣學術機構典藏
研討會
機構典藏系統RC7版本已
發佈

???ui.leftmenu.copyrighttitle???
???ui.leftmenu.copyrightpublisher???
???ui.leftmenu.copyrightconference???

???ui.leftmenu.link???
機構典藏計畫網站
ROAR
OpenDOAR
SHERPA
OAIster
JAIRO
Ira
DSPACE
RWWR
臺大學術典藏NTU Scholars
???tair.name??? >  ???browser.page.title.author???

"mely chen chi"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-10 of 10  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
中原大學 2010-05 A Design Partitioning Algorithm for Three Dimensional Integrated Circuits Hua-Sin Ye;Mely Chen Chi;Shih-Hsu Huang
中原大學 2009-08 Technology Remapping for Engineering Change with Wirelength Consideration Yung-Sheng Tseng;Yao-Kai Yeh;Mely Chen Chi;Tsai-Ming Hsieh
中原大學 2007 An Effective Obstacle-Avoiding Rectilinear Steiner Minimal Tree Construction in SOC Designs Yung Tai Chang;Ya Wen Tsai;Jun Cheng Chi;Mely Chen Chi
中原大學 2005-06-12 An Integrated Timing-Driven Partitioning, Floorplanning, and Placement System Mely Chen Chi;Jun Cheng Chi;Wen Chen Huang;Jei Ming Feng
中原大學 2004-04 Micro-Power Low-Offset Instrumentation Amplifier IC Design for Biomedical System Applications Chih-Jen Yen;Wen-Yaw Chung;Mely Chen Chi
中原大學 2004-04 Micro-Power Low-Offset Instrumentation Amplifier IC Design for Biomedical System Applications Chih-Jen Yen;Wen-Yaw Chung;Mely Chen Chi
中原大學 2001-03 A Practical Interconnect-Driven Design Methodology for Low Power ASIC Designs Shih-Hsu Huang;Mely Chen Chi;Hsu-Ming Hsiao
中原大學 2001 A Practical Interconnect-Driven Design Methodology For Low Power ASIC Designs Shih-Hsu Huang;Mely Chen Chi;Hsu-Ming Hsiao
中原大學 2000-09 A Reliable Clock Tree Design Methodology for ASIC Designs Mely Chen Chi;Shih-Hsu Huang
中原大學 2000 A Reliable Clock Tree Design Methodology for ASIC Designs Mely Chen Chi;Shih-Hsu Huang

Showing items 1-10 of 10  (1 Page(s) Totally)
1 
View [10|25|50] records per page

DSpace Software Copyright © 2002-2004  MIT   &  Hewlett-Packard   /   Enhanced by   NTU Library IR team