English  |  正體中文  |  简体中文  |  2809385  
???header.visitor??? :  26990139    ???header.onlineuser??? :  610
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"meng da yang"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-4 of 4  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2019-10-24T07:57:17Z High-Performance VLSI Architecture of Adaptive Decision Feedback Equalizer Based on Predictive Parallel Branch Slicer (PPBS) Scheme 吳安宇;AN-YEU(ANDY) WU;Jyh-Ting (Justin) Lai;An-Yeu Wu;Meng-Da Yang; Meng-Da Yang; An-Yeu Wu; Jyh-Ting (Justin) Lai; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:17Z High-Performance VLSI Architecture of Adaptive Decision Feedback Equalizer Based on Predictive Parallel Branch Slicer (PPBS) Scheme 吳安宇;AN-YEU(ANDY) WU;Jyh-Ting (Justin) Lai;An-Yeu Wu;Meng-Da Yang; Meng-Da Yang; An-Yeu Wu; Jyh-Ting (Justin) Lai; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:17Z Fast Convergent Pipelined Adaptive DFE Architecture Using Post-Cursor Processing Filter Technique 吳安宇;AN-YEU(ANDY) WU;Jyh-Ting Lai;An-Yeu Wu;Meng-Da Yang; Meng-Da Yang; An-Yeu Wu; Jyh-Ting Lai; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:17Z Fast Convergent Pipelined Adaptive DFE Architecture Using Post-Cursor Processing Filter Technique 吳安宇;AN-YEU(ANDY) WU;Jyh-Ting Lai;An-Yeu Wu;Meng-Da Yang; Meng-Da Yang; An-Yeu Wu; Jyh-Ting Lai; AN-YEU(ANDY) WU; 吳安宇

Showing items 1-4 of 4  (1 Page(s) Totally)
1 
View [10|25|50] records per page