English  |  正體中文  |  简体中文  |  总笔数 :2851814  
造访人次 :  44828387    在线人数 :  1610
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

"ming dou ker"的相关文件

回到依作者浏览
依题名排序 依日期排序

显示项目 41-65 / 78 (共4页)
<< < 1 2 3 4 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
國立交通大學 2014-12-12T01:13:51Z 90奈米互補式金氧半製程下之多功能輸入/輸出元件庫設計 陳世範; Shih-Fan Chen; 柯明道; Ming-Dou Ker
國立交通大學 2014-12-12T01:13:14Z 高壓製程之靜電放電防護元件設計 黃曄仁; Yeh-Jen Huang; 柯明道; Ming-Dou Ker
國立交通大學 2014-12-12T01:13:08Z 低溫複晶矽面板上之靜電放電耐受度研究 莊介堯; Jie-Yao Chuang; 柯明道; Ming-Dou Ker
中山醫學大學 2014-05-14 Evaluation of subcortical grey matter abnormalities in patients with MRI-negative cortical epilepsy determined through structural and tensor magnetic resonance imaging Syu-Jyun Peng; Tomor Harnod; Jang-Zern Tsai; Ming-Dou Ker; Jun-Chern Chiou; Herming Chiueh; Chung-Yu Wu; Yue-Loong Hsin
義守大學 2014-02 Synthesis of uniform core–shell gelatin–alginate microparticles as intestine-released oral delivery drug carrier Keng-Shiang Huang;Chih-Hui Yang;Chao-Ping Kung;Alexandru Mihai Grumezescu;Ming-Dou Ker;Yung-Sheng Lin;Chih-Yu Wang
義守大學 2010-12 ESD Protection Design with Lateral DMOS Transistor in 40-V BCD Technology Chang-Tzu Wang;Ming-Dou Ker
義守大學 2010-11 Capacitor-Less Design of Power-Rail ESD Clamp Circuit With Adjustable Holding Voltage for On-Chip ESD Protection Chih-Ting Yeh; Ming-Dou Ker
義守大學 2010-10 New Transient Detection Circuit for On-Chip Protection Design Against System-Level Electrical-Transient Disturbance Ming-Dou Ker;Cheng-Cheng Yen
義守大學 2010-09 Implementation of the cosine law for location awareness system Pei-Ju Lin;Yeng-Chang Huang;Yu-Jung Huang;Ming-Dou Ker
義守大學 2010-09 CORDIC implementation of RSSI localization method Yen-Chang Huang;Pei-Ju Lin;Yu-Jung Huang;Ming-Dou Ker
義守大學 2010-08 Design and Implementation of Readout Circuit on Glass Substrate for Touch Panel Applications Tzu-Ming Wang;Ming-Dou Ker
義守大學 2010-07 High-Voltage-Tolerant ESD Clamp Circuit With Low Standby Leakage in Nanoscale CMOS Process Ming-Dou Ker;Chun-Yu Lin
義守大學 2010-06 Investigation on NMOS-based power-rail ESD clamp circuits with gate-driven mechanism in a 0.13-mu m CMOS technology Shih-Hung Chen;Ming-Dou Ker
義守大學 2010-06 Design of differential low-noise amplifier with cross-coupled-SCR ESD protection scheme Chun-Yu Lin;Ming-Dou Ker;Yuan-Wen Hsiao
義守大學 2010-06 Optimization on Layout Style of ESD Protection Diode for Radio-Frequency Front-End and High-Speed I/O Interface Circuits Chih-Ting Yeh;Ming-Dou Ker;Yung-Chih Liang
義守大學 2010-06 Design of 2xVDD-Tolerant Power-Rail ESD Clamp Circuit With Consideration of Gate Leakage Current in 65-nm CMOS Technology Chang-Tzu Wang;Ming-Dou Ker
義守大學 2010-05 Circuit and Layout Co-Design for ESD Protection in Bipolar-CMOS-DMOS (BCD) High-Voltage Process Wen-Yi Chen;Ming-Dou Ker
義守大學 2010-02 New Layout Arrangement to Improve ESD Robustness of Large-Array High-Voltage nLDMOS Wen-Yi Chen;Ming-Dou Ker
義守大學 2010-01 Design of 2xVDD-tolerant mixed-voltage I/O buffer against gate-oxide reliability and hot-carrier degradation Hui-Wen Tsai;Ming-Dou Ker
義守大學 2009-09 New layout scheme to improve ESD robustness of I/O buffers in fully-silicided CMOS process Ming-Dou Ker ; Wen-Yi Chen ; Wuu-Trong Shieh ; I-Ju Wei
義守大學 2009-09 Design of Analog Output Buffer With Level Shifting Function on Glass Substrate for Panel Application Tzu-Ming Wang;Ming-Dou Ker;Sao-Chi Chen
義守大學 2009-08 Transient-Induced Latchup in CMOS Integrated Circuits 柯明道;Ming-Dou Ker; Sheng-Fu Hsu
義守大學 2009-08 Transient-to-Digital Converter for System-Level Electrostatic Discharge Protection in CMOS ICs Ming-Dou Ker;Cheng-Cheng Yen
義守大學 2009-08 Impact of Gate Leakage on Performances of Phase-Locked Loop Circuit in Nanoscale CMOS Technology Jung-Sheng Chen;Ming-Dou Ker
義守大學 2009-07 Optimization on MOS-Triggered SCR Structures for On-Chip ESD Protection Shih-Hung Chen;Ming-Dou Ker

显示项目 41-65 / 78 (共4页)
<< < 1 2 3 4 > >>
每页显示[10|25|50]项目