臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

???ui.leftmenu.abouttair???
	???ui.leftmenu.explanation???

???ui.leftmenu.bartitle???
	Repositories
	Author
	Title
	Date
	???ui.leftmenu.statisticschart???
	???ui.leftmenu.realtimefacts???
	???ui.leftmenu.trend???

???index.news???
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

???ui.leftmenu.copyrighttitle???
	???ui.leftmenu.copyrightpublisher???
	???ui.leftmenu.copyrightconference???

???ui.leftmenu.link???
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"ming dou ker"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1???	???jsp.browse.items-by-author.order2???

Showing items 51-75 of 78 (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
義守大學	2010-08	Design and Implementation of Readout Circuit on Glass Substrate for Touch Panel Applications	Tzu-Ming Wang;Ming-Dou Ker
義守大學	2010-07	High-Voltage-Tolerant ESD Clamp Circuit With Low Standby Leakage in Nanoscale CMOS Process	Ming-Dou Ker;Chun-Yu Lin
義守大學	2010-06	Investigation on NMOS-based power-rail ESD clamp circuits with gate-driven mechanism in a 0.13-mu m CMOS technology	Shih-Hung Chen;Ming-Dou Ker
義守大學	2010-06	Design of differential low-noise amplifier with cross-coupled-SCR ESD protection scheme	Chun-Yu Lin;Ming-Dou Ker;Yuan-Wen Hsiao
義守大學	2010-06	Optimization on Layout Style of ESD Protection Diode for Radio-Frequency Front-End and High-Speed I/O Interface Circuits	Chih-Ting Yeh;Ming-Dou Ker;Yung-Chih Liang
義守大學	2010-06	Design of 2xVDD-Tolerant Power-Rail ESD Clamp Circuit With Consideration of Gate Leakage Current in 65-nm CMOS Technology	Chang-Tzu Wang;Ming-Dou Ker
義守大學	2010-05	Circuit and Layout Co-Design for ESD Protection in Bipolar-CMOS-DMOS (BCD) High-Voltage Process	Wen-Yi Chen;Ming-Dou Ker
義守大學	2010-02	New Layout Arrangement to Improve ESD Robustness of Large-Array High-Voltage nLDMOS	Wen-Yi Chen;Ming-Dou Ker
義守大學	2010-01	Design of 2xVDD-tolerant mixed-voltage I/O buffer against gate-oxide reliability and hot-carrier degradation	Hui-Wen Tsai;Ming-Dou Ker
義守大學	2009-09	New layout scheme to improve ESD robustness of I/O buffers in fully-silicided CMOS process	Ming-Dou Ker ; Wen-Yi Chen ; Wuu-Trong Shieh ; I-Ju Wei
義守大學	2009-09	Design of Analog Output Buffer With Level Shifting Function on Glass Substrate for Panel Application	Tzu-Ming Wang;Ming-Dou Ker;Sao-Chi Chen
義守大學	2009-08	Transient-Induced Latchup in CMOS Integrated Circuits	柯明道;Ming-Dou Ker; Sheng-Fu Hsu
義守大學	2009-08	Transient-to-Digital Converter for System-Level Electrostatic Discharge Protection in CMOS ICs	Ming-Dou Ker;Cheng-Cheng Yen
義守大學	2009-08	Impact of Gate Leakage on Performances of Phase-Locked Loop Circuit in Nanoscale CMOS Technology	Jung-Sheng Chen;Ming-Dou Ker
義守大學	2009-07	Optimization on MOS-Triggered SCR Structures for On-Chip ESD Protection	Shih-Hung Chen;Ming-Dou Ker
義守大學	2009-06	Low-capacitance ESD protection design for high-speed I/O interfaces in a 130-nm CMOS process	Yuan-Wen Hsiao;Ming-Dou Ker
義守大學	2009-06	Transient-Induced Latchup in CMOS ICs Under Electrical Fast-Transient Test	Cheng-Cheng Yen;Ming-Dou Ker;Tung-Yang Chen
義守大學	2009-06	The Effect of IEC-Like Fast Transients on RC-Triggered ESD Power Clamps	Cheng-Cheng Yen;Ming-Dou Ker
義守大學	2009-05	Area-Efficient ESD-Transient Detection Circuit With Smaller Capacitance for On-Chip Power-Rail ESD Protection in CMOS ICs	Shih-Hung Chen;Ming-Dou Ker
義守大學	2009-05	A 5-GHz Differential Low-Noise Amplifier With High Pin-to-Pin ESD Robustness in a 130-nm CMOS Process	Yuan-Wen Hsiao;Ming-Dou Ker
義守大學	2009-05	Design of Mixed-Voltage-Tolerant Crystal Oscillator Circuit in Low-Voltage CMOS Technology	Tzu-Ming Wang; Ming-Dou Ker; Hung-Tai Liao
義守大學	2009-04	High-Voltage nLDMOS in Waffle-Layout Style With Body-Injected Technique for ESD Protection	Wen-Yi Chen;Ming-Dou Ker
義守大學	2009-03	Impedance-Isolation Technique for ESD Protection Design in RF Integrated Circuits	Ming-Dou KER;Yuan-Wen HSIAO
義守大學	2009-03	Design of High-Voltage-Tolerant ESD Protection Circuit in Low-Voltage CMOS Processes	Ming-Dou Ker;Chang-Tzu Wang
義守大學	2009-03	Design of Power-Rail ESD Clamp Circuit With Ultra-Low Standby Leakage Current in Nanoscale CMOS Technology	Chang-Tzu Wang;Ming-Dou Ker

Showing items 51-75 of 78 (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| 2851812
	???header.visitor??? : 44826006 ???header.onlineuser??? : 1513 ???header.sponsordeclaration???