English  |  正體中文  |  简体中文  |  0  
???header.visitor??? :  50925136    ???header.onlineuser??? :  958
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"ming dou ker"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 71-78 of 78  (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page

Institution Date Title Author
義守大學 2009-05 Design of Mixed-Voltage-Tolerant Crystal Oscillator Circuit in Low-Voltage CMOS Technology Tzu-Ming Wang; Ming-Dou Ker; Hung-Tai Liao
義守大學 2009-04 High-Voltage nLDMOS in Waffle-Layout Style With Body-Injected Technique for ESD Protection Wen-Yi Chen;Ming-Dou Ker
義守大學 2009-03 Impedance-Isolation Technique for ESD Protection Design in RF Integrated Circuits Ming-Dou KER;Yuan-Wen HSIAO
義守大學 2009-03 Design of High-Voltage-Tolerant ESD Protection Circuit in Low-Voltage CMOS Processes Ming-Dou Ker;Chang-Tzu Wang
義守大學 2009-03 Design of Power-Rail ESD Clamp Circuit With Ultra-Low Standby Leakage Current in Nanoscale CMOS Technology Chang-Tzu Wang;Ming-Dou Ker
義守大學 2008-12 Investigation on Board-Level CDM ESD Issue in IC Products Ming-Dou Ker;Yuan-Wen Hsiao
義守大學 2008-11 Investigation on Robustness of CMOS Devices Against Cable Discharge Event (CDE) Under Different Layout Parameters in a Deep-Submicrometer CMOS Technology Ming-Dou Ker;Tai-Hsiang Lai
義守大學 2008-11 Investigation and Design of On-Chip Power-Rail ESD Clamp Circuits Without Suffering Latchup-Like Failure During System-Level ESD Test Ming-Dou Ker;Cheng-Cheng Yen

Showing items 71-78 of 78  (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page