|
English
|
正體中文
|
简体中文
|
總筆數 :2851802
|
|
造訪人次 :
44727661
線上人數 :
1111
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
"ningaraju vivek"的相關文件
顯示項目 1-7 / 7 (共1頁)
1
每頁顯示[10|25|50]項目
| 國立交通大學 |
2020-05-05T00:02:22Z |
Improving breakdown voltage for 120 V level up shifter by using vertical and lateral assisted depletion layers in 0.35 mu m CMOS technology
|
Chen, Po-An; Lin, Kuang-Lun; Lin, Horng-Chih; Ningaraju, Vivek |
| 國立交通大學 |
2019-04-02T06:04:21Z |
A New High Voltage IC with Robust Isolation Design
|
Ningaraju, Vivek; Lin, Horng-Chih; Chen, Po-An; Wen, Jiin-Shiarng |
| 亞洲大學 |
2015-04 |
Improvement of On-Resistance Degradation Induced by Hot Carrier
|
Ningar, Vivek;Ningaraju, Vivek |
| 亞洲大學 |
2015-04 |
Simulation of P-type Doping Profile Prediction Using
|
Ningar, Vivek;Ningaraju, Vivek |
| 亞洲大學 |
2015-04 |
Simulation of P-type Doping Profile Prediction Using Different Ion Implantation and Diffusion Model
|
Ningar, Vivek;Ningaraju, Vivek |
| 亞洲大學 |
2015-04 |
Improvement of On-Resistance Degradation Induced by Hot Carrier Injection in SOI-LDMOS
|
Ningar, Vivek;Ningaraju, Vivek |
| 亞洲大學 |
201310 |
Design of a low on resistance high voltage (<100V) novel 3D NLDMOS with side STI and single P-top layer based on 0.18um BCD Process Technology
|
Kumar, Ankit;Kumar, Ankit;Yulia, Emita;Hapsari, Emita Yulia;Kuma, Vasanth;Kumar, Vasanth;Mri, Aryadeep;Mrinal, Aryadeep;許健;Sheu, Gene;楊紹明;Yang, Shao-Ming;Ningar, Vivek;Ningaraju, Vivek |
顯示項目 1-7 / 7 (共1頁)
1
每頁顯示[10|25|50]項目
|
