|
English
|
正體中文
|
简体中文
|
2815508
|
|
???header.visitor??? :
27480597
???header.onlineuser??? :
599
???header.sponsordeclaration???
|
|
|
???tair.name??? >
???browser.page.title.author???
|
"pan cheng sheng"???jsp.browse.items-by-author.description???
Showing items 1-2 of 2 (1 Page(s) Totally) 1 View [10|25|50] records per page
臺大學術典藏 |
2020-06-29T01:20:11Z |
Fault Simulation and Test Pattern Generation for Cross-gate Defects in FinFET Circuits.
|
Chen, Yo-Wei; Pan, Cheng-Sheng; Li, James Chien-Mo; CHIEN-MO LI; Ho, Yu-Hao; Chiang, Kuan-Ying; Chiang, Kuan-Ying;Ho, Yu-Hao;Chen, Yo-Wei;Pan, Cheng-Sheng;Li, James Chien-Mo |
臺大學術典藏 |
2020-06-29T01:20:11Z |
Fault Simulation and Test Pattern Generation for Cross-gate Defects in FinFET Circuits.
|
Chen, Yo-Wei; Pan, Cheng-Sheng; Li, James Chien-Mo; CHIEN-MO LI; Ho, Yu-Hao; Chiang, Kuan-Ying; Chiang, Kuan-Ying;Ho, Yu-Hao;Chen, Yo-Wei;Pan, Cheng-Sheng;Li, James Chien-Mo |
Showing items 1-2 of 2 (1 Page(s) Totally) 1 View [10|25|50] records per page
|