|
English
|
正體中文
|
简体中文
|
總筆數 :2823024
|
|
造訪人次 :
30222040
線上人數 :
873
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
"peng jj"的相關文件
顯示項目 1-9 / 9 (共1頁)
1
每頁顯示[10|25|50]項目
| 國立交通大學 |
2019-04-02T06:04:42Z |
Active device under bond pad to save I/O layout for high-pin-count SOC
|
Ker, MD; Peng, JJ; Jiang, HC |
| 國立交通大學 |
2014-12-08T15:42:20Z |
Fully process-compatible layout design on bond pad to improve wire bond reliability in CMOS ICs
|
Ker, MD; Peng, JJ |
| 國立交通大學 |
2014-12-08T15:41:45Z |
Novel implantation method to improve machine-model electrostatic discharge robustness of stacked N-channel metal-oxide semiconductors (NMOS) in sub-quarter-micron complementary metal-oxide semiconductors (CMOS) technology
|
Ker, MD; Hsu, HC; Peng, JJ |
| 國立交通大學 |
2014-12-08T15:40:18Z |
ESD implantation for subquarter-micron CMOS technology to enhance ESD robustness
|
Ker, MD; Hsu, HC; Peng, JJ |
| 國立交通大學 |
2014-12-08T15:26:50Z |
Automatic methodology for placing the guard rings into chip layout to prevent latchup in CMOS IC's
|
Ker, MD; Jiang, HC; Peng, JJ; Shieh, TL |
| 國立交通大學 |
2014-12-08T15:26:38Z |
Latchup current self-stop circuit for whole-chip latchup prevention in bulk CMOS integrated circuits
|
Peng, JJ; Ker, MD; Jiang, HC |
| 國立交通大學 |
2014-12-08T15:26:28Z |
Failure analysis of ESD damage in a high-voltage driver IC and the effective ESD protection solution
|
Ker, MD; Peng, JJ; Jiang, HC |
| 國立交通大學 |
2014-12-08T15:26:23Z |
Electrostatic discharge implantation to improve machine-model ESD robustness of stacked NMOS in mixed-voltage I/O interface circuits
|
Ker, MD; Hsu, HC; Peng, JJ |
| 國立交通大學 |
2014-12-08T15:26:13Z |
Test structure and verification on the MOSFET under bond pad for area-efficient I/O layout in high-pin-count SOCIC's
|
Ker, MD; Peng, JJ; Jiang, HC |
顯示項目 1-9 / 9 (共1頁)
1
每頁顯示[10|25|50]項目
|
