English  |  正體中文  |  简体中文  |  Total items :2853524  
Visitors :  45226620    Online Users :  873
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"pin tseng chen"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 1-5 of 5  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立高雄師範大學 2012-10 A Low-Area Fast-Lock Analog Delay-Locked Loop Using a Dual-Slope Technique for Multiphase Clock Generator Yu-Lung Lo;Pin-Tseng Chen;Chia-Chen Chan;Han-Ying Liu; 羅有龍
國立高雄師範大學 2012-08 Reliability Improvement of 28nm High-k/Metal Gate-Last MOSFET using Appropriate Oxygen Annealing Yi-Lin Yang;Wenqi Zhang;Chi-Yun Cheng;Yi-Ping Huang;Pin-Tseng Chen;Chia-Wei Hsu;Li-Kong Chin;Chien-Ting Lin;Che-Hua Hsu;Chien-Ming Lai ;Wen-Kuan Yeh; 楊宜霖
國立高雄師範大學 2012-06-01 A 50ns Verify Speed in Resistive Random Access Memory by Using a Write Resistance Tracking Circuit Yu-Lung Lo;Pin-Tseng Chen;Chia-Chen Chan;Han-Ying Liu; 羅有龍
國立高雄師範大學 2012-06 Reliability Improvement of 28nm High-k/Metal Gate Device by Using Oxygen Annealing Yi-Lin Yang;Wenqi Zhang;Chi-Yun Cheng;Yi-Ping Huang;Pin-Tseng Chen;Li-Kong Chin;Chia-Wei Hsu;Wen-Kuan Yeh; 楊宜霖
國立高雄師範大學 2012-06 A Fast-Lock Analog Multiphase Delay-Locked Loop Using a Dual-Slope Technique Pin-Tseng Chen;Chia-Chen Chang;Han-Ying Liu;Yu-Lung Lo; 羅有龍

Showing items 1-5 of 5  (1 Page(s) Totally)
1 
View [10|25|50] records per page