|
English
|
正體中文
|
简体中文
|
2833128
|
|
???header.visitor??? :
34246035
???header.onlineuser??? :
1512
???header.sponsordeclaration???
|
|
|
|
???tair.name??? >
???browser.page.title.author???
|
"rau jiann chyi"???jsp.browse.items-by-author.description???
Showing items 36-44 of 44 (2 Page(s) Totally)
<< < 1 2
View [10|25|50] records per page
| 淡江大學 |
2004 |
An Efficient Reseeding With Modifying Technique for Pseudo-Random-Based BIST
|
Rau, Jiann-chyi; Yang, Ta-wei; Ho, Ying-fu |
| 淡江大學 |
2003-08 |
A Datapath-Based Debugging Mechanism for RTL Description
|
Rau, Jiann-Chyi; Chang, Yi-Yuan; Huang, Wang-Tiao |
| 淡江大學 |
2003-08 |
Pseudo-Exhaustively Testing VLSI Circuits Using Enhanced Tree-Structured Scan Chains
|
Rau, Jiann-Chyi; Kuo, Kuo-Chun; Yang, Ta-Wei |
| 淡江大學 |
2003-08 |
A Core-Based Test Methodology for Fast Multipliers
|
Rau, Jiann-Chyi; Lin, Chia-Hung; Lin, Ching-Hsiu |
| 淡江大學 |
2003 |
An Efficient Test Strategy for Fast Multiplier Cores
|
Rau, Jiann-chyi; Lin, Chia-hung; Lin, Ching-hsiu |
| 淡江大學 |
2002-08 |
A Novel BIST Response Analyzer Based on TLS
|
Rau, Jiann-Chyi; Jone, Wen-Ben |
| 淡江大學 |
2001-08 |
The methods to construct imaging circuit for efficient VLSI circuit verification
|
饒建奇; Rau, Jiann-chyi; Chen, Y. M.; Chang, S. C. |
| 淡江大學 |
2001-01 |
A timing driven pseudo exhaustive testing for VLSI circuits
|
Chang, Shih-chieh; 饒建奇; Rau, Jiann-chyi |
| 淡江大學 |
2000-10 |
Tree-Structured LFSR synthesis scheme for pseudo-exhaustive testing of VLSI circuits
|
Rau, Jiann-chyi; Jone, W.B.; Chang, S.C.; Wu, Y.L. |
Showing items 36-44 of 44 (2 Page(s) Totally)
<< < 1 2
View [10|25|50] records per page
|
