臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| Total items :2850591
	Visitors : 44701193 Online Users : 954 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library

Scope

Adv. Search

Login

Administrator

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"ron yi liu"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 1-7 of 7 (1 Page(s) Totally)
1
View [10|25|50] records per page

Institution	Date	Title	Author
國立臺灣科技大學	2011-06	The 10 GHz wide tuning and low phase-noise PLL chip design	Jhin-Fang Huang;Che-Chi Mao;Ron-Yi Liu
國立臺灣科技大學	2011-04	Chip Design of an UWB, High Gain and Low Noise Amplifier for Wireless Applications	Jhin-Fang Huang;Ming-Chun Hsu;Jiun-Yu Wen;Ron-Yi Liu
國立臺灣科技大學	2011-04	The RF receiver front-end chip design with the transformer balun for DSRC applications	Jhin-Fang Huang;Yong-Jhen Jiangn;Ron-Yi Liu
國立臺灣科技大學	2010-10	Chip design of an 8 MHz CMOS switched-capacitor low-pass filter for signal receiver applications	Jhin-Fang Huang;Jiun-Yu Wen;Yan-Cheng Lai;Ron-Yi Liu
國立臺灣科技大學	2009-11	Chip design of phase-locked loop for ISM band applications	Jhin-Fang Huang;Po-Ching Li;Jiun-Yu Wen;Ron-Yi Liu
元智大學	2003-06	A 5.8-GHz high efficient, low power, low phase noise CMOS VCO for IEEE 802.11a	吳紹懋; Ron-Yi Liu; Wei-Liang Chen
元智大學	2002-08	A 5.8Ghz CMOS RF Image-Rejection Receiver Front-end using 90-degree Delayed-Lock Loop	吳紹懋; Ron-Yi Liu; Sin-Yu Chen

Showing items 1-7 of 7 (1 Page(s) Totally)
1
View [10|25|50] records per page