臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| 2831143
	???header.visitor??? : 33159027 ???header.onlineuser??? : 1131 ???header.sponsordeclaration???

???search.scope???

???search.advance???

???search.login???

???search.administrator???

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

???ui.leftmenu.abouttair???
	???ui.leftmenu.explanation???

???ui.leftmenu.bartitle???
	Repositories
	Author
	Title
	Date
	???ui.leftmenu.statisticschart???
	???ui.leftmenu.realtimefacts???
	???ui.leftmenu.trend???

???index.news???
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

???ui.leftmenu.copyrighttitle???
	???ui.leftmenu.copyrightpublisher???
	???ui.leftmenu.copyrightconference???

???ui.leftmenu.link???
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"rong jyi yang"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1???	???jsp.browse.items-by-author.order2???

Showing items 1-7 of 7 (1 Page(s) Totally)
1
View [10|25|50] records per page

Institution	Date	Title	Author
臺大學術典藏	2018-09-10T07:42:01Z	Loop latency reduction technique for all-digital clock and data recovery circuits	I-Fong Chen;Rong-Jyi Yang;Shen-Iuan Liu; I-Fong Chen; Rong-Jyi Yang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T07:08:32Z	An all-digital fast-locking programmable DLL-based clock generator	Chuan-Kang Liang; Rong-Jyi Yang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T05:27:03Z	A wide-range multiphase delay-locked loop using mixed-mode VCDLs	Rong-Jyi Yang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T05:27:03Z	A fully integrated 1.7-3.125 Gbps clock and data recovery circuit using a gated frequency detector	Rong-Jyi Yang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T04:59:17Z	Low jitter and multi-rate clock and data recovery circuit using a MSADLL for chip-to-chip interconnection	Hsiang-Hui Chang; Rong-Jyi Yang; Shen-Iuan Liu; SHEN-IUAN LIU
臺大學術典藏	2018-09-10T04:15:16Z	Gigahertz CMOS monolithic frequency synthesizer	Rong-Jyi Yang; Ming-Zhe Liu; Shen-Iuan Liu; SHEN-IUAN LIU
元智大學	2012-11-04	A Wide-Range All-Digital Delay-Locked Loop Using Fast-Lock Variable SAR Algorithm	Wei-Cheng Chen; Rong-Jyi Yang; Chia-Yu Yao; Chao-Chyun Chen

Showing items 1-7 of 7 (1 Page(s) Totally)
1
View [10|25|50] records per page