English  |  正體中文  |  简体中文  |  Total items :2856565  
Visitors :  53447817    Online Users :  797
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"ruan shanq jang"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 1-10 of 22  (3 Page(s) Totally)
1 2 3 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2021-11-21T23:19:18Z Development and Feasibility of a Kinect-Based Constraint-Induced Therapy Program in the Home Setting for Children With Unilateral Cerebral Palsy HAO-LING CHEN; Lin, Szu Yu; Yeh, Chun Fu; Chen, Ren Yu; Tang, Hsien Hui; Ruan, Shanq Jang; TIEN-NI WANG
臺大學術典藏 2018-09-10T04:15:44Z Energy Analysis of Bipartition Architecture for Pipelined Circuits Ruan, Shanq-Jang;Naroska, Edwin;Chang, Yen-Ren;Ho, Chia-Lin;Lai, Feipei; Ruan, Shanq-Jang; Naroska, Edwin; Chang, Yen-Ren; Ho, Chia-Lin; Lai, Feipei; FEI-PEI LAI
臺大學術典藏 2018-09-10T04:15:43Z Power Analysis of Bipartition and Dual-Encoding Architecture for Pipelined Circuits Ruan, Shanq-Jang; Ho, Chia-Lin; Naroska, Edwin; Lai, Feipei; FEI-PEI LAI
國立臺灣大學 2006 Low Power Scheduling Method using Multiple Supply Voltages Tsai, Kun-Lin; Lee, Ju-Yueh; Ruan, Shanq-Jang; Lai, Feipei
臺大學術典藏 2005-06 Optimal Permutation and Spacing for Unbiased Random, Counter, and Instruction Address Buses Naroska, Edwin; Ruan, Shanq-Jang; Uwe Schwiegelshohn; Lai, Feipei; FEI-PEI LAI
國立臺灣大學 2005-05 A low power scheduling method using dual V/sub dd/ and dual V/sub th/ Tsai, Kun-Lin; Chang, Szu-Wei; Lai, Feipei; Ruan, Shanq-Jang
國立臺灣大學 2005 Bipartitioning and encoding in low-power pipelined circuits Ruan, Shanq-Jang; Tsai, Kun-Lin; Naroska, Edwin; Lai, Feipei
國立臺灣大學 2005 Low Power Dynamic Bus Encoding for Deep Sub-micron Design Tsai, Kun-Lin; Ruan, Shanq-Jang; Chen, Li-Wei; Lai Feipei; Naroska, Edwin
國立臺灣大學 2005 Optimal Permutation and Spacing for Unbiased Random, Counter, and Instruction Address Buses Naroska, Edwin; Ruan, Shanq-Jang; Uwe Schwiegelshohn; Lai, Feipei
國立臺灣大學 2004 Circuit Partition and Reordering Technique for Low Power IP Tsai, Kun-Lin; Ruan, Shanq-Jang; Huang, Chun-Ming; Naroska, Edwin; Lai, Feipei

Showing items 1-10 of 22  (3 Page(s) Totally)
1 2 3 > >>
View [10|25|50] records per page