|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"sao jie chen"
Showing items 136-160 of 199 (8 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 > >>
View [10|25|50] records per page
| 臺大學術典藏 |
2018-09-10T05:23:16Z |
An FPGA architecture design of parameter-adaptive real-time image processing system for edge detection
|
Hsiao, P.-Y.; Li, L.-T.; Chen, C.-H.; Chen, S.-W.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T05:23:14Z |
Real-time implementation of noise-immune gradient-based edge detection
|
Hsiao, P.-Y.; Wen, H.; Chen, Y.-P.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T05:14:40Z |
Mobile hospital: Healthcare for anybody in anytime and anywhere
|
Chen, H.-S.;Su, M.-J.;Shyu, F.-M.;Luh, J.-J.;Hwang, S.-L.;Su, S.;Chen, S.-J.;Lai, J.-S.; Chen, H.-S.; Su, M.-J.; Shyu, F.-M.; Luh, J.-J.; Hwang, S.-L.; Su, S.; Chen, S.-J.; Lai, J.-S.; JER-JUNN LUH; JIN-SHIN LAI; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T05:14:40Z |
Evaluation of the low cost telemedicine system in Taiwan
|
Luh, J.J.; Cheng, P.H.; Chen, S.J.; Lai, J.S.; Chen, H.S.; Chung, H.C.; JER-JUNN LUH; JIN-SHIN LAI; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:53:34Z |
General area router based on planning techniques
|
Chen, S.-J.; Tsai, C.-C.; Chen, Y.-L.; Hu, Y.-H.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:53:34Z |
Analysis of scheduling parallel tasks on hypercube systems
|
Lin, J.-F.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:53:33Z |
A project interface buffering model for application engineer management
|
Cheng, P.H.; Chien, T.N.; Chien, C.H.; Chen, S.J.; Lai, J.S.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:53:33Z |
Application of HL7 in a collaborative healthcare information system
|
Cheng, P.H.;Yang, C.H.;Chen, H.S.;Chen, S.J.;Lai, J.S.; Cheng, P.H.; Yang, C.H.; Chen, H.S.; Chen, S.J.; Lai, J.S.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:53:33Z |
A 6.25mm2 2.4GHz CMOS 802.11b transceiver
|
Hsieh, Y.-H.; Hu, W.-Y.; Lin, S.-M.; Chang, J.; Chen, C.-L.; Li, W.-K.; Lo, C.-Y.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:53:33Z |
Scheduling parallel tasks on hypercubes
|
Lin, J.-F.;Chen, S.-J.; Lin, J.-F.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:53:33Z |
Scheduling algorithm for nonpreemptive multiprocessor tasks
|
Lin, J.-F.;Chen, S.-J.; Lin, J.-F.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:53:33Z |
Linear time algorithm for planar moat routing
|
Tsai;Chia-Chun;Chen;Sao-Jie; Tsai; Chia-Chun; Chen; Sao-Jie; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:53:32Z |
Software platform for embedded software development
|
See, W.-B.; Hsiung, P.-A.; Lee, T.-Y.; Chen, S.-J.; See, W.-B.; Hsiung, P.-A.; Lee, T.-Y.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:53:32Z |
Simultaneous routing and buffering in SOC floorplan design
|
Fang, J.P.; Tong, Y.-S.; Chen, S.J.; Fang, J.P.; Tong, Y.-S.; Chen, S.J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:53:32Z |
Multilevel routing with antenna avoidance
|
Ho, T.-Y.; Chang, Y.-W.; Chen, S.-J.; Ho, T.-Y.; Chang, Y.-W.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:53:32Z |
Fast Postplacement Optimization Using Functional Symmetries
|
SAO-JIE CHEN; Chen, S.-J.; Cheng, C.-K.; Marek-Sadowska, M.; Wang, K.; Hu, B.; Hsiao, M.-F.; Chang, C.-W. |
| 臺大學術典藏 |
2018-09-10T04:32:54Z |
Efficient signal redistribution algorithm for MCM
|
Shiao, Ming-Fu; Changfan, Chieh; Chen, Sao-Jie; Tsai, Chia-Chun; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:32:53Z |
Minimizing inter-clock coupling jitter
|
Hsiao, M.-F.; Marek-Sadowska, M.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:32:53Z |
Framework approach for system on chip software development
|
See, W.-B.; Hsiung, P.-A.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:32:53Z |
An efficient multi-level partitioning algorithm for VLSI circuits
|
Cherng, J.-S.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:32:53Z |
A crosstalk aware two-pin net router
|
Hsiao, M.-F.; Marek-Sadowska, M.; Chen, S.-J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:32:52Z |
Tile-based power planning during floorplanning
|
Fang, J.P.;Chen, S.J.; Fang, J.P.; Chen, S.J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:32:52Z |
Simultaneous routing and buffering in floorplan design
|
Fang, J.P.; Tong, Y.-S.; Chen, S.J.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:12:45Z |
IETQ: An incrementally extensible twisted cube
|
Chang, J.-S.; Chen, S.-J.; Chiueh, T.-D.; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T04:12:45Z |
Crosstalk minimization for multiple clock tree routing
|
Hsiao, M.-F.; Marek-Sadowska, M.; Chen, S.-J.; SAO-JIE CHEN |
Showing items 136-160 of 199 (8 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 > >>
View [10|25|50] records per page
|
