|
English
|
正體中文
|
简体中文
|
2823515
|
|
???header.visitor??? :
30431730
???header.onlineuser??? :
917
???header.sponsordeclaration???
|
|
|
|
???tair.name??? >
???browser.page.title.author???
|
"shiu rm"???jsp.browse.items-by-author.description???
Showing items 1-8 of 8 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 國立交通大學 |
2014-12-08T15:46:15Z |
Instruction cache prefetching directed by branch prediction
|
Chiu, JC; Shiu, RM; Chi, SA; Chung, CP |
| 國立交通大學 |
2014-12-08T15:45:37Z |
Decoding of CISC instructions in superscalar processors with high issue rate
|
Shiu, RM; Chiu, JC; Cheng, SK; Shann, JJJ |
| 國立交通大學 |
2014-12-08T15:45:16Z |
Applying stack simulation for branch target buffers
|
Shiu, RM; Lu, NP; Chung, CP |
| 國立交通大學 |
2014-12-08T15:43:30Z |
Aggressive scheduling for memory accesses of CISC superscalar microprocessors
|
Shiu, RM; Hwang, HY; Shann, JJJ |
| 國立交通大學 |
2014-12-08T15:27:37Z |
Register renaming for x86 superscalar design
|
Liu, CC; Shiu, RM; Chung, CP |
| 國立交通大學 |
2014-12-08T15:27:30Z |
Instruction cache prefetching with extended BTB
|
Chi, SA; Shiu, RM; Chiu, JC; Chang, SE; Chung, CP |
| 國立交通大學 |
2014-12-08T15:27:20Z |
Decoding unit with high issue rate for X86 superscalar microprocessors
|
Cheng, SK; Shiu, RM; Shann, JJJ |
| 國立交通大學 |
2014-12-08T15:27:20Z |
An X86 load/store unit with aggressive scheduling of load/store operations
|
Hwang, HY; Shiu, RM; Shann, JJJ |
Showing items 1-8 of 8 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
