English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  51950594    Online Users :  754
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"shung chih chen"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 26-35 of 37  (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page

Institution Date Title Author
南台科技大學 1996-08 Hierarchical Power Estimation of Digital Circuits Jer Min Jou; R, -H, Hung; Shung-Chih Chen
南台科技大學 1996-04 A Fast Combinational Fault Simulation Algorithm Shung-Chih Chen; 陳順智
南台科技大學 1995-05 Distributed Diagnostic Fault Simulation for Synchronous Sequential Circuits by Dynamic Fault Partitioning Jer Min Jou; Shung-Chih Chen; 陳順智
南台科技大學 1994-06 A New Fault Simulator for Large Synchronous Sequential Circuits Jer Min Jou; Shung-Chih Chen; 陳順智
南台科技大學 1994-06 An Improved Diagnostic Fault Simulation for Sequential Circuits Jer Min Jou; Shung-Chih Chen; 陳順智
南台科技大學 1994-06 Efficient diagnostic fault simulation for sequential circuits Jer Min Jou; Shung-Chih Chen; 孫建明;陳順智
南台科技大學 1994-05 A Super Fast and Memory Efficient Diagnostic Simulation Algorithm for Combinational Circuits Jer Min Jou; Shung-Chih Chen; Ren-Der Chen; 陳順智
南台科技大學 1994-04 A Fast and Memory-Efficient Diagnostic Fault Simulation for Sequential Circuits Jer Min Jou; Shung-Chih Chen; 孫建明;陳順智
南台科技大學 1993-05 PARCRIPT: a very fast combinational fault simulator Jer Min Jou; Shung-Chih Chen; 孫建明;陳順智
南台科技大學 1992-03 An Efficient VHDL Simulator with Two-Simulation-Run Ability Jer Min Jou; Shung-Chih Chen

Showing items 26-35 of 37  (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page