臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

???ui.leftmenu.abouttair???
	???ui.leftmenu.explanation???

???ui.leftmenu.bartitle???
	Repositories
	Author
	Title
	Date
	???ui.leftmenu.statisticschart???
	???ui.leftmenu.realtimefacts???
	???ui.leftmenu.trend???

???index.news???
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

???ui.leftmenu.copyrighttitle???
	???ui.leftmenu.copyrightpublisher???
	???ui.leftmenu.copyrightconference???

???ui.leftmenu.link???
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"slo li chu"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1???	???jsp.browse.items-by-author.order2???

Showing items 1-20 of 20 (1 Page(s) Totally)
1
View [10|25|50] records per page

Institution	Date	Title	Author
中原大學	2009-11	Design a Fully MIPS32 ISA Processor with Corresponding Verification Environment	Slo-Li Chu; Chih-Nan Hsu; Geng-Siao Li
中原大學	2009-05	MediaMem: An ESL Implementation of a Memory Subsystem for High-Bandwidth Required Multimedia SoC Systems	Slo-Li Chu; Min-Jen Lo; Yen-Hsiang Huang
中原大學	2009	Design a Hardware Mechanism to Utilize Multiprocessors on a Uni-processor Operating System	Slo-Li Chu; Chih-Chieh Hsiao; Pin-Hua Chiu
中原大學	2004-04	Improving Workload Balance and Code Optimization on Processor-in-Memory Systems	Slo-Li Chu;Tsung-Chuan Huang;Lan-Chi Lee
中原大學	2004-03	SBATCH: An Integrated Statement-Based Parallelizing Compiler for Tightly-Coupled Heterogeneous Environments	Slo-Li Chu
國立中山大學	2004-03	A new code scheduling mechanism for a processor-in-memory architecture	Slo-Li Chu;Tsung-Chuan Huang
中原大學	2004-01	SAGE: An Automatic Analyzing System for a New High-Performance SoC Architecture––Processor-in-Memory	Slo-Li Chu;Tsung-Chuan Huang
國立中山大學	2004	Improving workload balance and code optimization on processor-in-memory systems	Slo-Li Chu; Tsung-Chuan Huang; Lan-Chi Lee
國立中山大學	2004	SAGE: An automatic Analyzing system for a new high-performance SoC architecture-Processor-in-Memory	Slo-Li Chu; Tsung-Chuan Huang
國立中山大學	2003-06	A list-based low power scheduling technique for intelligent memory system	Tsung-Chuan Huang;Slo-Li Chu;Yu-Wen Shu
國立中山大學	2003-03	SAGE: an automatic analyzing system for a new high-performance SoC Architecture–processor-in-memory	Slo-Li Chu;Tsung-Chuan Huang
中原大學	2003-02-14	A Statement Based Parallelizing Framework for Processor-in-Memory Architectures	Tsung-Chuan Huang;Slo-Li Chu
國立中山大學	2003	A statement based parallelizing framework for processor-in-memory architectures	Tsung-Chuan Huang; Slo-Li Chu
國立中山大學	2002-03	Several optimizing schemes for processor-in-memory architectures	Slo-Li Chu;Tsung-Chuan Huang;Lan-Chi Lee
國立中山大學	2001-08	A comprehensive statement-based analysis system for tightly-coupled heterogeneous environments	Tsung-Chuan Huang;Slo-Li Chu
國立中山大學	2001-06	Improving workload balance and code optimization in processor-in-memory	Slo-Li Chu;Tsung-Chuan Huang;Lan-Chi Lee
國立中山大學	2001-03	A New Analysis Approach for Intelligent Memory Systems	Tsung-Chuan Huang;Slo-Li Chu
中原大學	2001	SAGE: A New Analysis and Optimization System for FlexRAM Architecture	Tsung-Chuan Huang;Slo-Li Chu
國立中山大學	2001	A parallelizing framework for intelligent memory architectures	Tsung-Chuan Huang;Slo-Li Chu
國立中山大學	2000-10	SAGE: A New Analysis and Optimization System for FlexRAM Architecture	Tsung-Chuan Huang;Slo-Li Chu

Showing items 1-20 of 20 (1 Page(s) Totally)
1
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| 2851814
	???header.visitor??? : 44868834 ???header.onlineuser??? : 933 ???header.sponsordeclaration???