English  |  正體中文  |  简体中文  |  总笔数 :2853469  
造访人次 :  45154271    在线人数 :  654
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

"su chauchin"的相关文件

回到依作者浏览
依题名排序 依日期排序

显示项目 1-25 / 42 (共2页)
1 2 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
國立交通大學 2019-08-02T02:24:21Z Package and Chip Accelerated Aging Methods for Power MOSFET Reliability Evaluation Lin, Tingyou; Su, Chauchin; Hung, Chung-Chih; Nidhi, Karuna; Tu, Chily; Huang, Shao-Chang
國立交通大學 2019-04-03T06:44:24Z Evaluation and Verification of Channel Transmission Characteristics of Human Body for Optimizing Data Transmission Rate in Electrostatic-Coupling Intra Body Communication System: A Comparative Analysis Tseng, Yuhwai; Su, Chauchin; Ho, Yingchieh
國立交通大學 2019-04-03T06:43:15Z LDMOS Channel Thermometer Based on a Thermal Resistance Sensor for Balancing Temperature in Monolithic Power ICs Lin, Tingyou; Ho, Yingchieh; Su, Chauchin
國立交通大學 2019-04-02T06:04:43Z H-infinity output feedback control of stochastic T-S fuzzy model with state-dependent noise Ho, Shih-Ju; Wang, Chih-Hu; Lee, Bore-Kuen; Su, Chauchin; Liu, Chien-Nan Jimmy
國立交通大學 2019-04-02T06:04:41Z IEEE standard 1500 compatible interconnect diagnosis for delay and crosstalk faults Li, Katherine Shu-Min; Chang, Yao-Wen; Su, Chauchin; Lee, Chung-Len; Chen, Jwu E.
國立交通大學 2019-04-02T05:59:10Z Energy-Effective Sub-Threshold Interconnect Design Using High-Boosting Predrivers Ho, Yingchieh; Chen, Hung-Kai; Su, Chauchin
國立交通大學 2018-08-21T05:52:49Z High-R Poly Resistance Deviation Improvement From Suppressions of Back-End Mechanical Stresses Lin, Tingyou; Ho, Yingchieh; Su, Chauchin
國立交通大學 2017-04-21T06:49:54Z A 5Gb/s Pulse Signaling Interface for Low Power On-Chip Data Communication Lin, Hung-Wen; Ho, Ying-Chieh; Fa, YingLin; Su, ChauChin
國立交通大學 2017-04-21T06:49:20Z A 0.5V/22 mu W Low Power Transceiver IC for Use in FSC Intra-body Communication System Tseng, Yuhwai; Lin, Tinyou; Yau, Songwen; Ho, Yingchieh; Su, Chauchin
國立交通大學 2017-04-21T06:49:12Z A Scalable Digitalized Buffer for Gigabit I/O Lu, HungWen; Su, ChauChin; Liu, Chien-Nan
國立交通大學 2017-04-21T06:48:47Z A Low-Power Analog-to-Digital Converter with Digitalized Amplifier for PAM Systems Ho, Yingchieh; Kuo, Chou-Ming; Su, ChauChin
國立交通大學 2017-04-21T06:48:42Z A digital BIST methodology for spread spectrum clock generators0 Chou, Maohsuan; Hsu, Jenchien; Su, Chauchin
國立交通大學 2015-11-26T01:07:06Z 應用於近臨界電壓晶片資料傳輸之拔靴帶式電路技術 何盈杰; Ho, Yingchieh; 蘇朝琴; Su, Chauchin
國立交通大學 2014-12-08T15:36:16Z Energy-Effective Sub-Threshold Interconnect Design Using High-Boosting Predrivers Ho, Yingchieh; Chen, Hung-Kai; Su, Chauchin
國立交通大學 2014-12-08T15:35:53Z A 48.6-to-105.2 mu W Machine Learning Assisted Cardiac Sensor SoC for Mobile Healthcare Applications Hsu, Shu-Yu; Ho, Yingchieh; Chang, Po-Yao; Su, Chauchin; Lee, Chen-Yi
國立交通大學 2014-12-08T15:32:53Z A Near-Threshold 480 MHz 78 mu W All-Digital PLL With a Bootstrapped DCO Ho, Yingchieh; Yang, Yu-Sheng; Chang, ChiaChi; Su, Chauchin
國立交通大學 2014-12-08T15:29:01Z A 0.09 mu W Low Power Front-End Biopotential Amplifier for Biosignal Recording Tseng, Yuhwai; Ho, Yingchieh; Kao, Shuoting; Su, Chauchin
國立交通大學 2014-12-08T15:28:35Z Cumulative Differential Non linearity Testing of ADCs Chen, Hungkai; Ho, Yingchieh; Su, Chauchin
國立交通大學 2014-12-08T15:25:28Z Oscillation ring based interconnect test scheme for SOC Li, Katherine Shu-Min; Lee, Chung Len; Su, Chauchin; Chen, Jwu E.
國立交通大學 2014-12-08T15:24:42Z A digital BIST methodology for spread spectrum clock generators Chou, Maohsuan; Hsu, Jenchien; Su, Chauchin
國立交通大學 2014-12-08T15:22:37Z A 0.1-0.3 V 40-123 fJ/bit/ch On-Chip Data Link With ISI-Suppressed Bootstrapped Repeaters Ho, Yingchieh; Su, Chauchin
國立交通大學 2014-12-08T15:22:23Z Design of a Subthreshold-Supply Bootstrapped CMOS Inverter Based on an Active Leakage-Current Reduction Technique Ho, Yingchieh; Chang, Chiachi; Su, Chauchin
國立交通大學 2014-12-08T15:20:50Z A 1.5V 7.5uW Programmable Gain Amplifier for Multiple Biomedical Signal Acquisition Kao, Shuo-Ting; Lu, Hungwen; Su, ChauChin
國立交通大學 2014-12-08T15:15:32Z Passive reduced-order macro-modeling for linear time-delay interconnect systems Tseng, Wenliang; Liu, Chien-Nan Jimmy; Su, Chauchin
國立交通大學 2014-12-08T15:15:31Z IEEE standard 1500 compatible interconnect diagnosis for delay and crosstalk faults Li, Katherine Shu-Min; Su, Chauchin; Chang, Yao-Wen; Lee, Chung-Len; Chen, Jwu E.

显示项目 1-25 / 42 (共2页)
1 2 > >>
每页显示[10|25|50]项目