English  |  正體中文  |  简体中文  |  0  
???header.visitor??? :  50902129    ???header.onlineuser??? :  840
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"su ke wei"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-7 of 7  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2014-12-08T15:15:28Z Modeling the well-edge proximity effect in highly scaled MOSFETs Sheu, Yi-Ming; Su, Ke-Wei; Tian, Shiyang; Yang, Sheng-Jier; Wang, Chih-Chiang; Chen, Ming-Jer; Liu, Sally
國立交通大學 2014-12-08T15:12:40Z Investigation of anomalous inversion C-V characteristics for long-channel MOSFETs with leaky dielectrics: Mechanisms and reconstruction Lee, Wei; Su, Pin; Su, Ke-Wei; Chiang, Chung-Shi; Liu, Sally
國立交通大學 2014-12-08T15:06:23Z Investigation of inversion capacitance-voltage reconstruction for metal oxide semiconductor field effect transistors with leaky dielectrics using BSIM4/SPICE and intrinsic input resistance model Lee, Wei; Su, Pin; Su, Ke-Wei; Chiang, Chung-Shi; Liu, Sally
國立臺灣大學 2006-10 Analysis of the Gate–Source/Drain Capacitance Behavior of a Narrow-Channel FD SOI NMOS Device Considering the 3-D Fringing Capacitances Using 3-D Simulation Chen, Chien-Chung; Kuo, James B.; Su, Ke-Wei; Liu, Sally
臺大學術典藏 2006-10 Analysis of the Gate–Source/Drain Capacitance Behavior of a Narrow-Channel FD SOI NMOS Device Considering the 3-D Fringing Capacitances Using 3-D Simulation Chen, Chien-Chung; Kuo, James B.; Su, Ke-Wei; Liu, Sally; Chen, Chien-Chung; Kuo, James B.; Su, Ke-Wei; Liu, Sally
國立臺灣大學 2006 Gate capacitances behavior of nanometer FD SOI CMOS devices with HfO2 high-k gate dielectric considering vertical and fringing displacement effects using 2-D Simulation Lin, Yu-Sheng; Lin, Chia-Hong; Kuo, J.B.; Su, Ke-Wei
國立臺灣大學 2006 Analysis of the gate-source/drain capacitance behavior of a narrow-channel FD SOI NMOS device considering the 3-D fringing capacitances using 3-D simulation Chen, Chien-Chung; Kuo, J.B.; Su, Ke-Wei; Liu, Sally

Showing items 1-7 of 7  (1 Page(s) Totally)
1 
View [10|25|50] records per page