|
English
|
正體中文
|
简体中文
|
總筆數 :2832427
|
|
造訪人次 :
33776228
線上人數 :
1414
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
"su kuan cheng"的相關文件
顯示項目 1-5 / 5 (共1頁)
1
每頁顯示[10|25|50]項目
| 國立交通大學 |
2018-08-21T05:57:09Z |
Low-Trigger ESD Protection Design with Latch-Up Immunity for 5-V CMOS Application by Drain Engineering
|
Chiang, Chun; Chang, Ping-Chen; Chao, Mei-Ling; Tang, Tien-Hao; Su, Kuan-Cheng; Ker, Ming-Dou |
| 國立交通大學 |
2014-12-08T15:25:18Z |
Low-Leakage Electrostatic Discharge Protection Circuit in 65-nm Fully-Silicided CMOS Technology
|
Wang, Chang-Tzu; Ker, Ming-Dou; Tang, Tien-Hao; Su, Kuan-Cheng |
| 國立交通大學 |
2014-12-08T15:25:06Z |
ESC robustness of 40-V CMOS devices with/without drift implant
|
Chang, Wei-Jen; Ker, Ming-Dou; Lai, Tai-Hsiang; Tang, Tien-Hao; Su, Kuan-Cheng |
| 國立交通大學 |
2014-12-08T15:12:36Z |
The impact of N-drift implant on ESD robustness of high-voltage NMOS with embedded SCR structure in 40-V CMOS process
|
Chang, Wei-Jen; Ker, Ming-Dou; Lai, Tai-Xiang; Tang, Tien-Hao; Su, Kuan-Cheng |
| 義守大學 |
2009 |
Low-leakage electrostatic discharge protection circuit in 65-nm fully-silicided CMOS technology
|
Wang, Chang-Tzu ; Ker, Ming-Dou ; Tang, Tien-Hao ; Su, Kuan-Cheng |
顯示項目 1-5 / 5 (共1頁)
1
每頁顯示[10|25|50]項目
|
