English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  51613431    Online Users :  1156
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"sung tze yun"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 96-105 of 195  (20 Page(s) Totally)
<< < 5 6 7 8 9 10 11 12 13 14 > >>
View [10|25|50] records per page

Institution Date Title Author
中華大學 2006 Low-Power and Multiplierless Architectures for Line-Based 2-D DWT and IDWT 宋志雲; Sung, Tze-Yun
中華大學 2006 An Efficient CORDIC-Based Vector Interpolator in Power-Aware 3-D Graphics Rendering 宋志雲; Sung, Tze-Yun
中華大學 2006 High-Efficient Architectures for 2-D Lifting-Based Forward and Inverse Discrete Wavelet Transform 宋志雲; Sung, Tze-Yun
中華大學 2006 High-Efficient Architectures for Forward and Inverse Discrete Wavelet Transform Using 4-tap Daubechies Filters 宋志雲; Sung, Tze-Yun
中華大學 2006 Low-Power Multiplierless 2-D DWT and IDWT Architectures Using 4-tap Daubechies Filters 宋志雲; Sung, Tze-Yun
中華大學 2006 A High-Efficient Image Scalar Algorithm for LCD Signal Processor 宋志雲; Sung, Tze-Yun
中華大學 2006 VLSI Implementation of 2-D Discrete Cosine Transform Architecture Based on CORDIC Rotation 宋志雲; Sung, Tze-Yun
中華大學 2006 VLSI Implementation of CORDIC-Based Geometry Rotation for High-Speed 3-D Computer Graphic Systems 宋志雲; Sung, Tze-Yun
中華大學 2006 A High-Throughput and Memory-Efficiency 2-D DCT Architecture Based on CORDIC Rotation 宋志雲; Sung, Tze-Yun
中華大學 2006 VLSI Implementation of High-Efficient 2-D Lifting-Based DWT and IDWT Processors 宋志雲; Sung, Tze-Yun

Showing items 96-105 of 195  (20 Page(s) Totally)
<< < 5 6 7 8 9 10 11 12 13 14 > >>
View [10|25|50] records per page