臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

關於TAIR
	計畫說明

瀏覽
	典藏機構
	作者
	題名
	日期
	統計圖表
	機構即時統計
	學術趨勢

消息
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

著作權
	出版社及期刊政策查詢
	TAIR著作權會議記錄

相關連結
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"sung tze yun"的相關文件

回到依作者瀏覽
依題名排序	依日期排序

顯示項目 141-190 / 195 (共4頁)
<< < 1 2 3 4 > >>
每頁顯示[10|25|50]項目

機構	日期	題名	作者
中華大學	2005	VLSI Implementation of Pipelined Architectures for 2-D Discrete Wavelet Transform and Its Inversion	宋志雲; Sung, Tze-Yun
中華大學	2005	A Full Band Low Power Low Phase Noise LC VCO with RF CMOS Varactor	宋志雲; Sung, Tze-Yun
中華大學	2005	A Free Jitter Phase Frequency Detector with Negligible Dead Zone	宋志雲; Sung, Tze-Yun
中華大學	2005	VLSI Implementation of a CORDIC-Based 2-D Discrete Cosine Transform and Its Inverse	宋志雲; Sung, Tze-Yun
中華大學	2005	Design and Implementation of LCD Monitor/TV Signal Processor	宋志雲; Sung, Tze-Yun
中華大學	2005	Hardware Implementation of High-Throughput 3-D Rotation for Graphic Engine Using Double Rotation CORDIC Algorithm	宋志雲; Sung, Tze-Yun
中華大學	2005	FPGA Implementation of Image Scalar for LCD Monitor and TV Controller	宋志雲; Sung, Tze-Yun
中華大學	2005	Area, Power and Throughput Trade-Offs for 2-D Inverse Discrete Wavelet Transform Architectures Using Direct Form	宋志雲; Sung, Tze-Yun
中華大學	2005	Area and Throughput Trade-offs in The Design of Pipelined 2-D Discrete Wavelet Transform Architectures	宋志雲; Sung, Tze-Yun
中華大學	2005	VLSI Implementation of a Memory-Efficient and High-Speed Split-Radix FFT/IFFT Processor for Wireless LAN	宋志雲; Sung, Tze-Yun
中華大學	2005	A High-Speed / Ultra Low-Power Architecture for 2-D Discrete Wavelet Transform	宋志雲; Sung, Tze-Yun
中華大學	2005	A High-Speed and Low-power Architecture for 2-D Inverse Discrete Wavelet Transform with Multiplierless Operation	宋志雲; Sung, Tze-Yun
中華大學	2005	Analysis and Implementation of Pipelining Architectures for 2-D Discrete Wavelet Transform and Its Inversion Using Direct Cascading Form	宋志雲; Sung, Tze-Yun
中華大學	2005	An Efficient Architecture for 2-D Inverse Discrete Wavelet Transform with Multiplierless Operation	宋志雲; Sung, Tze-Yun
中華大學	2005	FPGA Implementation of 3-D Graphic Engine Using Double Rotation CORDIC Algorithm	宋志雲; Sung, Tze-Yun
中華大學	2005	A Novel VLSI Implementation of High-Throughput 3-D Rotation for Graphic Engine Using Double Rotation CORDIC Algorithm	宋志雲; Sung, Tze-Yun
中華大學	2005	A High-Efficiency Architecture for 3-D Rotation Using Fast CORDIC Algorithm in Graphic Engine	宋志雲; Sung, Tze-Yun
中華大學	2005	Area, Power and Throughput Trade-Offs in the Design of Pipelined 2-D Discrete Wavelet Transform Architectures Using Direct Cascading Form	宋志雲; Sung, Tze-Yun
中華大學	2005	A High Speed and Low Dead Zone PFD with Delay Circuits	宋志雲; Sung, Tze-Yun
中華大學	2005	A Novel Implementation of High-Throughput 3-D Rotation and Perspective for Graphic Engine	宋志雲; Sung, Tze-Yun
中華大學	2005	A High-Speed /Ultra Low-Power Architecture for Two-Dimensional Discrete Wavelet Transform	宋志雲; Sung, Tze-Yun
中華大學	2005	FPGA Implementation of High-Speed 3-D Graphic Engine Using Double Rotation CORDIC Algorithm	宋志雲; Sung, Tze-Yun
中華大學	2005	A High-Speed/Low-Power Architecture for Two-Dimensional Inverse Discrete Wavelet Transform With Multiplierless Operation	宋志雲; Sung, Tze-Yun
中華大學	2005	A Novel Implementation of High-Throughput 3-D Rotation and Perspective for Graphic Engine	宋志雲; Sung, Tze-Yun
中華大學	2005	FPGA Implementation of a High-Speed CORDIC-Based Sine and Cosine Generator for OFDM Systems	宋志雲; Sung, Tze-Yun
中華大學	2004	The Algorithms of Color Spaces and Image Dithering for Flat Panel Display Controller for VLSI Implementation	宋志雲; Sung, Tze-Yun
中華大學	2004	Numerical Accuracy and Hardware Trade-offs for CORDIC Arithmetic for DSP Applications	宋志雲; Sung, Tze-Yun
中華大學	2004	Design and Implementation of a 1024-Point FFT Processor Using Memory Interleaving	宋志雲; Sung, Tze-Yun
中華大學	2004	Implementation of Color Image Processing Algorithms for LCD Monitor Controller	宋志雲; Sung, Tze-Yun
中華大學	2004	A Memory-Efficient and High-Speed FFT/IFFT Processor for OFDM Systems	宋志雲; Sung, Tze-Yun
中華大學	2004	A Memory-Efficient and High-Speed Split-radix FFT/IFFT Processor Based on Pipelined CORDIC Rotations	宋志雲; Sung, Tze-Yun
中華大學	2004	The Double Rotation CORDIC Algorithm: New Results for VLSI Implementation of Fast Sine/Cosine Generation	宋志雲; Sung, Tze-Yun
中華大學	2004	The Quantization Effects of CORDIC Arithmetic for Digital Signal Processing Applications	宋志雲; Sung, Tze-Yun
中華大學	2004	A Novel VLSI Implementation of a High-Speed CORDIC-Based Sine and Cosine Generator for OFDM Systems	宋志雲; Sung, Tze-Yun
中華大學	2004	A Low-Latency CORDIC- Based Sine and Cosine Generator for OFDM System	宋志雲; Sung, Tze-Yun
中華大學	2004	Double Rotation CORDIC: A Novel Algorithm for Fast Sine/Cosine Generation	宋志雲; Sung, Tze-Yun
中華大學	2004	A Memory-Efficient and High-Speed CORDIC-Based Split-radix FFT Processor for OFDM System	宋志雲; Sung, Tze-Yun
中華大學	2004	A Parallel-Pipelined Constant Geometry Algorithm (PCGA) for Computation of FFT on a Special Processor	宋志雲; Sung, Tze-Yun
中華大學	2004	An Efficient 8×8 2-D DCT Core Processor for Image Data Compression	宋志雲; Sung, Tze-Yun
中華大學	2004	A Cost-Effective 1024-Point FFT Processor	宋志雲; Sung, Tze-Yun
中華大學	2004	A Novel Implementation of Cost-Effective Parallel-Pipelined 8×8 DCT Processor	宋志雲; Sung, Tze-Yun
中華大學	2004	Implementation of Optimal Image Scaling Algorithm for LCD Monitor Controller	宋志雲; Sung, Tze-Yun
中華大學	2004	A Novel VLSI Implementation of 8×8 2-D DCT/IDCT Core Processor for Image Data Compression	宋志雲; Sung, Tze-Yun
中華大學	2004	An Efficient 8×8 2-D DCT /IDCT Core Processor for Image Data Compression	宋志雲; Sung, Tze-Yun
中華大學	2004	An Efficient Parallel-Pipelined Algorithm and Architecture for Computation of 2-D DCT on Two Successive Processors	宋志雲; Sung, Tze-Yun
中華大學	2004	Fast CORDIC-Based Sine/Cosine Generator Using a Double Rotation Algorithm and a Novel -prediction Algorithm	宋志雲; Sung, Tze-Yun
中華大學	2004	A Parallel-Pipelined Processor for Fast Fourier Transform	宋志雲; Sung, Tze-Yun
中華大學	2003	Image Processing Algorithms Applying on Flat Panel Display Controller	宋志雲; Sung, Tze-Yun
中華大學	2003	Chip Implementation of Image Processing Algorithms for Flat Panel Display Controller-F*Con-V.1	宋志雲; Sung, Tze-Yun
中華大學	2003	Design and Implementation Of Enriched Instruction Set 8051 Microcontroller-CH*MCU-R251	宋志雲; Sung, Tze-Yun

顯示項目 141-190 / 195 (共4頁)
<< < 1 2 3 4 > >>
每頁顯示[10|25|50]項目

	English \| 正體中文 \| 简体中文 \| 總筆數 :0
	造訪人次 : 51021363 線上人數 : 1152 教育部委託研究計畫計畫執行:國立臺灣大學圖書館