|
English
|
正體中文
|
简体中文
|
Total items :0
|
|
Visitors :
51109770
Online Users :
823
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"sung tze yun"
Showing items 141-150 of 195 (20 Page(s) Totally)
<< < 10 11 12 13 14 15 16 17 18 19 > >>
View [10|25|50] records per page
| 中華大學 |
2005 |
VLSI Implementation of Pipelined Architectures for 2-D Discrete Wavelet Transform and Its Inversion
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2005 |
A Full Band Low Power Low Phase Noise LC VCO with RF CMOS Varactor
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2005 |
A Free Jitter Phase Frequency Detector with Negligible Dead Zone
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2005 |
VLSI Implementation of a CORDIC-Based 2-D Discrete Cosine Transform and Its Inverse
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2005 |
Design and Implementation of LCD Monitor/TV Signal Processor
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2005 |
Hardware Implementation of High-Throughput 3-D Rotation for Graphic Engine Using Double Rotation CORDIC Algorithm
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2005 |
FPGA Implementation of Image Scalar for LCD Monitor and TV Controller
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2005 |
Area, Power and Throughput Trade-Offs for 2-D Inverse Discrete Wavelet Transform Architectures Using Direct Form
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2005 |
Area and Throughput Trade-offs in The Design of Pipelined 2-D Discrete Wavelet Transform Architectures
|
宋志雲; Sung, Tze-Yun |
| 中華大學 |
2005 |
VLSI Implementation of a Memory-Efficient and High-Speed Split-Radix FFT/IFFT Processor for Wireless LAN
|
宋志雲; Sung, Tze-Yun |
Showing items 141-150 of 195 (20 Page(s) Totally)
<< < 10 11 12 13 14 15 16 17 18 19 > >>
View [10|25|50] records per page
|
