English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  51006766    Online Users :  1026
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"sung tze yun"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 66-90 of 195  (8 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 > >>
View [10|25|50] records per page

Institution Date Title Author
中華大學 2009 ㄧ種快速正弦與餘弦函數產生器 宋志雲; Sung, Tze-Yun
中華大學 2009 Quad-Tree Based Adaptive Wavelet Packet Image Coding 宋志雲; Sung, Tze-Yun
中華大學 2009 High-SFDR and Multiplierless Direct Digital Frequency Synthesizer 宋志雲; Sung, Tze-Yun
中華大學 2009 Reconfigurable VLSI Architecture for FFT Processor 宋志雲; Sung, Tze-Yun
中華大學 2008 Quad-Tree Based Adaptive Wavelet Packet Transform for Image Coding 宋志雲; Sung, Tze-Yun
中華大學 2008 VLSI Implementation of Discrete Wavelet Transform with Lifting Scheme 宋志雲; Sung, Tze-Yun
中華大學 2008 Image Coding with Adaptive Wavelet Packet Trees 宋志雲; Sung, Tze-Yun
中華大學 2008 Design of Multiplierless and High-Performance DWT and IDWT Architectures Using 4-tap Daubechies Filters 宋志雲; Sung, Tze-Yun
中華大學 2008 Adaptive Selection and Rearrangement of Wavelet Packets for Quad-Tree Image Coding 宋志雲; Sung, Tze-Yun
中華大學 2008 Image Coding with Adaptive Wavelet Packet Trees 宋志雲; Sung, Tze-Yun
中華大學 2007 A Hybrid SPIHT-EBC Image Coder 宋志雲; Sung, Tze-Yun
中華大學 2007 Memory-Efficient and High-Speed Line-Based Architecture for 2-D Discrete Wavelet Transform with Lifting Scheme 宋志雲; Sung, Tze-Yun
中華大學 2007 Low-Power and High-Performance 2-D DWT and IDWT Architectures Based on 4-tap Daubechies Filters 宋志雲; Sung, Tze-Yun
中華大學 2007 An Efficient Rearrangement of Wavelet Packet Coefficients for Embedded Quad-Tree Image Coding 宋志雲; Sung, Tze-Yun
中華大學 2007 Numerical Accuracy and Hardware Trade-Offs for Fixed-Point CORDIC Processor for Digital Signal Processing System 宋志雲; Sung, Tze-Yun
中華大學 2007 Memory-Efficient and High-Performance 2-D DCT and IDCT Processors Based on CORDIC Rotation 宋志雲; Sung, Tze-Yun
中華大學 2007 Memory-Efficient and High-Performance Parallel-Pipelined Architectures for 5/3 Forward and Inverse Discrete Wavelet Transform 宋志雲; Sung, Tze-Yun
中華大學 2007 VLSI Implementation of High-Performance CORDIC-Based Vector Interpolator in Power-Aware 3-D Graphic Systems 宋志雲; Sung, Tze-Yun
中華大學 2007 A Hybrid Image Coder Based on SPIHT Algorithm with Embedded Block Coding 宋志雲; Sung, Tze-Yun
中華大學 2007 Fixed-Point Error Analysis of CORDIC Arithmetic for Special-Purpose Signal Processors 宋志雲; Sung, Tze-Yun
中華大學 2007 An Efficient Rearrangement of Wavelet Packet Coefficients for Embedded Image Coding Based on SPIHT Algorithm 宋志雲; Sung, Tze-Yun
中華大學 2007 Design and Simulation of Reusable IP CORDIC Core for Special-Purpose Processors 宋志雲; Sung, Tze-Yun
中華大學 2007 Memory-Efficient Multiplier-Free for 5/3 Forward and Inverse Discrete Wavelet Transform 宋志雲; Sung, Tze-Yun
中華大學 2007 Memory-EfficiEnt and High-Performance 2-D DCT and IDCT Processors Based on CORDIC Rotation 宋志雲; Sung, Tze-Yun
中華大學 2007 Low-Power and High-Performance 2-D DWT and IDWT Architectures Based on 4-tap Daubechies Filters 宋志雲; Sung, Tze-Yun

Showing items 66-90 of 195  (8 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 > >>
View [10|25|50] records per page