臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

關於TAIR
	計畫說明

瀏覽
	典藏機構
	作者
	題名
	日期
	統計圖表
	機構即時統計
	學術趨勢

消息
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

著作權
	出版社及期刊政策查詢
	TAIR著作權會議記錄

相關連結
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"tai cheng lee"的相關文件

回到依作者瀏覽
依題名排序	依日期排序

顯示項目 41-65 / 77 (共4頁)
<< < 1 2 3 4 > >>
每頁顯示[10|25|50]項目

機構	日期	題名	作者
臺大學術典藏	2018-09-10T08:47:23Z	Spilt-based Digital Background Calibration of Multistage Nonlinear Errors in Pipelined ADCS	P Zhang; T-C Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:47:23Z	Method for achieving high-speed analog-to-digital conversion without degrading accuracy, and associated apparatus	L-H Hung; T-C Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:47:23Z	Digital-to-analog converter (DAC) and an associated method	T-C Lee; C-H Lin; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:09Z	Nonlinear R-2R Transistor-Only DAC	T-C Lee;C-H Lin; T-C Lee; C-H Lin; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:09Z	A 10-bit 100 MS/s 4.5 mW Pipelined ADC with a Time Sharing Techniques	Yen-Chuang Huang;Tai-Cheng Lee; Yen-Chuang Huang; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:09Z	A 10-bit 100 MS/s 4.5 mW Pipelined ADC with a Time Sharing Techniques	Yen-Chuang Huang;Tai-Cheng Lee; Yen-Chuang Huang; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:09Z	A 10-bit 100 MS/s 4.5 mW Pipelined ADC with a Time Sharing Techniques	Yen-Chuang Huang;Tai-Cheng Lee; Yen-Chuang Huang; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:09Z	An Offset Phase-Locked Loop Spread Spectrum Clock Generator for SATA III	C-Y Lin;C-Y Chiang;T-C Lee; C-Y Lin; C-Y Chiang; T-C Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:09Z	A 300- to 800-MHz De-Skew Clock Generator for Arbitrary Delay	Y-C Hung;K Fong;T-C Lee; Y-C Hung; K Fong; T-C Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:09Z	An All‐Digital De‐skew Clock Generator for Arbitrary Wide Range Delay	K Fong;Z-Z Chen;T-C Le; K Fong; Z-Z Chen; T-C Le; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:08Z	A 0.02-mm2 9-bit 50-MS/s Cyclic ADC in a 90-nm Digital CMOS Technology	Yen-Chuan Huang;Tai-Cheng Lee; Yen-Chuan Huang; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:08Z	A 0.02-mm2 9-bit 50-MS/s Cyclic ADC in a 90-nm Digital CMOS Technology	Yen-Chuan Huang;Tai-Cheng Lee; Yen-Chuan Huang; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:08Z	A 0.02-mm2 9-bit 50-MS/s Cyclic ADC in a 90-nm Digital CMOS Technology	Yen-Chuan Huang;Tai-Cheng Lee; Yen-Chuan Huang; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:08Z	A 320-MHz CMOS Continuous-Time ΔΣ Modulator With 5-MHz Signal Bandwidth and 8.3-bit ENOB	K-T Chen;T-C Lee; K-T Chen; T-C Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T07:43:05Z	A Low-Jitter 8GHz to 10GHz Distributed DLL for Multiple-Phase Clock Generation	K-J Hsian;Tai-Cheng Lee; K-J Hsian; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T07:43:05Z	A Low-Jitter 8GHz to 10GHz Distributed DLL for Multiple-Phase Clock Generation	K-J Hsian;Tai-Cheng Lee; K-J Hsian; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T07:43:05Z	A Low-Jitter 8GHz to 10GHz Distributed DLL for Multiple-Phase Clock Generation	K-J Hsian;Tai-Cheng Lee; K-J Hsian; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T07:09:32Z	A 6-bit Pipelined Analog-to-Digital Converter with Current-Switching Open-Loop Residue Amplification	Feng-Chiu Hsieh;Tai-Cheng; Feng-Chiu Hsieh; Tai-Cheng; TAI-CHENG LEE
臺大學術典藏	2018-09-10T07:09:32Z	An 833-MHz 132-Phase Multiphase Clock Generator with Self-Calibration Circuits	Shih-Chun Lin;Tai-Cheng Lee; Shih-Chun Lin; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T07:09:32Z	An 833-MHz 132-Phase Multiphase Clock Generator with Self-Calibration Circuits	Shih-Chun Lin;Tai-Cheng Lee; Shih-Chun Lin; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T07:09:32Z	An 833-MHz 132-Phase Multiphase Clock Generator with Self-Calibration Circuits	Shih-Chun Lin;Tai-Cheng Lee; Shih-Chun Lin; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T07:09:31Z	A Fully Integrated 36MHz to 230MHz Multiplying DLL with Adaptive Current Tuning	K-J Hsiao; T-C Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T06:37:54Z	A Fully Integrated 36MHz to 230MHz Multiplying DLL with Adaptive Current Tuning	K-J Hsiao; T-C Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T06:37:53Z	A Delay-Line-Based GFSK Demodulator for Low-IF Receivers	H-S Kao; M-J Yang; T-C Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T06:03:18Z	A Spur-Suppression Technique for Phase-Locked Frequency Synthesizers	W.-L. Lee; TAI-CHENG LEE; T.-C. Lee

顯示項目 41-65 / 77 (共4頁)
<< < 1 2 3 4 > >>
每頁顯示[10|25|50]項目

	English \| 正體中文 \| 简体中文 \| 總筆數 :0
	造訪人次 : 52102598 線上人數 : 909 教育部委託研究計畫計畫執行:國立臺灣大學圖書館