臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

关于TAIR
	计画说明

浏览
	典藏机构
	作者
	题名
	日期
	统计图表
	机构即时统计
	学术趋势

消息
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

著作权
	出版社及期刊政策查询
	TAIR著作权会议记录

相关连结
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"tai cheng lee"的相关文件

回到依作者浏览
依题名排序	依日期排序

显示项目 36-60 / 77 (共4页)
<< < 1 2 3 4 > >>
每页显示[10|25|50]项目

机构	日期	题名	作者
臺大學術典藏	2018-09-10T09:50:53Z	Pipelined analog-to-digital converter and method for converting analog signal to digital signal,	Y-C Huang;T-C Lee; Y-C Huang; T-C Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T09:25:30Z	A 6-GHz All Digital PLL for Spread Spectrum Clock Generators (SSCG)	C-D Su;C-W Lee;T-C Lee; C-D Su; C-W Lee; T-C Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T09:25:30Z	A 10-bit 200-MS/s Reconfigurable Pipelined A/D Converter	C-C Ho;T-C Lee; C-C Ho; T-C Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:47:23Z	The Study of a Dual-Mode Ring Oscillator	Z-Z Chen; T-C Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:47:23Z	The Design and Analysis of Dual-Delay-Path Ring Oscillators	Z-Z Chen; T-C Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:47:23Z	Spilt-based Digital Background Calibration of Multistage Nonlinear Errors in Pipelined ADCS	P Zhang; T-C Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:47:23Z	Method for achieving high-speed analog-to-digital conversion without degrading accuracy, and associated apparatus	L-H Hung; T-C Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:47:23Z	Digital-to-analog converter (DAC) and an associated method	T-C Lee; C-H Lin; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:09Z	Nonlinear R-2R Transistor-Only DAC	T-C Lee;C-H Lin; T-C Lee; C-H Lin; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:09Z	A 10-bit 100 MS/s 4.5 mW Pipelined ADC with a Time Sharing Techniques	Yen-Chuang Huang;Tai-Cheng Lee; Yen-Chuang Huang; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:09Z	A 10-bit 100 MS/s 4.5 mW Pipelined ADC with a Time Sharing Techniques	Yen-Chuang Huang;Tai-Cheng Lee; Yen-Chuang Huang; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:09Z	A 10-bit 100 MS/s 4.5 mW Pipelined ADC with a Time Sharing Techniques	Yen-Chuang Huang;Tai-Cheng Lee; Yen-Chuang Huang; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:09Z	An Offset Phase-Locked Loop Spread Spectrum Clock Generator for SATA III	C-Y Lin;C-Y Chiang;T-C Lee; C-Y Lin; C-Y Chiang; T-C Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:09Z	A 300- to 800-MHz De-Skew Clock Generator for Arbitrary Delay	Y-C Hung;K Fong;T-C Lee; Y-C Hung; K Fong; T-C Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:09Z	An All‐Digital De‐skew Clock Generator for Arbitrary Wide Range Delay	K Fong;Z-Z Chen;T-C Le; K Fong; Z-Z Chen; T-C Le; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:08Z	A 0.02-mm2 9-bit 50-MS/s Cyclic ADC in a 90-nm Digital CMOS Technology	Yen-Chuan Huang;Tai-Cheng Lee; Yen-Chuan Huang; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:08Z	A 0.02-mm2 9-bit 50-MS/s Cyclic ADC in a 90-nm Digital CMOS Technology	Yen-Chuan Huang;Tai-Cheng Lee; Yen-Chuan Huang; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:08Z	A 0.02-mm2 9-bit 50-MS/s Cyclic ADC in a 90-nm Digital CMOS Technology	Yen-Chuan Huang;Tai-Cheng Lee; Yen-Chuan Huang; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T08:19:08Z	A 320-MHz CMOS Continuous-Time ΔΣ Modulator With 5-MHz Signal Bandwidth and 8.3-bit ENOB	K-T Chen;T-C Lee; K-T Chen; T-C Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T07:43:05Z	A Low-Jitter 8GHz to 10GHz Distributed DLL for Multiple-Phase Clock Generation	K-J Hsian;Tai-Cheng Lee; K-J Hsian; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T07:43:05Z	A Low-Jitter 8GHz to 10GHz Distributed DLL for Multiple-Phase Clock Generation	K-J Hsian;Tai-Cheng Lee; K-J Hsian; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T07:43:05Z	A Low-Jitter 8GHz to 10GHz Distributed DLL for Multiple-Phase Clock Generation	K-J Hsian;Tai-Cheng Lee; K-J Hsian; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T07:09:32Z	A 6-bit Pipelined Analog-to-Digital Converter with Current-Switching Open-Loop Residue Amplification	Feng-Chiu Hsieh;Tai-Cheng; Feng-Chiu Hsieh; Tai-Cheng; TAI-CHENG LEE
臺大學術典藏	2018-09-10T07:09:32Z	An 833-MHz 132-Phase Multiphase Clock Generator with Self-Calibration Circuits	Shih-Chun Lin;Tai-Cheng Lee; Shih-Chun Lin; Tai-Cheng Lee; TAI-CHENG LEE
臺大學術典藏	2018-09-10T07:09:32Z	An 833-MHz 132-Phase Multiphase Clock Generator with Self-Calibration Circuits	Shih-Chun Lin;Tai-Cheng Lee; Shih-Chun Lin; Tai-Cheng Lee; TAI-CHENG LEE

显示项目 36-60 / 77 (共4页)
<< < 1 2 3 4 > >>
每页显示[10|25|50]项目

	English \| 正體中文 \| 简体中文 \| 总笔数 :0
	造访人次 : 51994605 在线人数 : 748 教育部委托研究计画计画执行:国立台湾大学图书馆