English  |  正體中文  |  简体中文  |  總筆數 :2818311  
造訪人次 :  28010446    線上人數 :  143
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

"ting sheng chen"的相關文件

回到依作者瀏覽
依題名排序 依日期排序

顯示項目 1-10 / 10 (共1頁)
1 
每頁顯示[10|25|50]項目

機構 日期 題名 作者
臺大學術典藏 2019-10-24T07:57:28Z Low-Complexity Secure Watermark Encryption for Compressed Sensing-Based Privacy Preserving 吳安宇;AN-YEU(ANDY) WU;An-Yeu (Andy) Wu;Tzu-Hsuan Chen;Hung-Chi Kuo;Ting-Sheng Chen;Kai-Ni Hou; Kai-Ni Hou; Ting-Sheng Chen; Hung-Chi Kuo; Tzu-Hsuan Chen; An-Yeu (Andy) Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:28Z Low-Complexity Secure Watermark Encryption for Compressed Sensing-Based Privacy Preserving 吳安宇;AN-YEU(ANDY) WU;An-Yeu (Andy) Wu;Tzu-Hsuan Chen;Hung-Chi Kuo;Ting-Sheng Chen;Kai-Ni Hou; Kai-Ni Hou; Ting-Sheng Chen; Hung-Chi Kuo; Tzu-Hsuan Chen; An-Yeu (Andy) Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:28Z A 232-to-1996KS/s Robust Compressive-Sensing Reconstruction Engine for Real-Time Physiological Signals Monitoring 吳安宇;AN-YEU(ANDY) WU;An-Yeu (Andy) Wu;Hung-Chi Kuo;Ting-Sheng Chen; Ting-Sheng Chen; Hung-Chi Kuo; An-Yeu (Andy) Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:28Z A 232-to-1996KS/s Robust Compressive-Sensing Reconstruction Engine for Real-Time Physiological Signals Monitoring 吳安宇;AN-YEU(ANDY) WU;An-Yeu (Andy) Wu;Hung-Chi Kuo;Ting-Sheng Chen; Ting-Sheng Chen; Hung-Chi Kuo; An-Yeu (Andy) Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:27Z Overview of Efficient Compressive Sensing Reconstruction Engines for E-Health Applications 吳安宇;AN-YEU(ANDY) WU;An-Yeu (Andy) Wu;Yo-Woei Pua;Kai-Ni Hou;Ting-Sheng Chen; Ting-Sheng Chen; Kai-Ni Hou; Yo-Woei Pua; An-Yeu (Andy) Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:27Z Overview of Efficient Compressive Sensing Reconstruction Engines for E-Health Applications 吳安宇;AN-YEU(ANDY) WU;An-Yeu (Andy) Wu;Yo-Woei Pua;Kai-Ni Hou;Ting-Sheng Chen; Ting-Sheng Chen; Kai-Ni Hou; Yo-Woei Pua; An-Yeu (Andy) Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:26Z Low-Latency Voltage-Racing Winner-Take-All (VR-WTA) Circuit for Acceleration of Learning Engine 吳安宇;AN-YEU(ANDY) WU;An-Yeu (Andy) Wu;Ding-Yuan Lee;Ting-Sheng Chen;Chia-Heng Wu; Chia-Heng Wu; Ting-Sheng Chen; Ding-Yuan Lee; An-Yeu (Andy) Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:26Z Low-Latency Voltage-Racing Winner-Take-All (VR-WTA) Circuit for Acceleration of Learning Engine 吳安宇;AN-YEU(ANDY) WU;An-Yeu (Andy) Wu;Ding-Yuan Lee;Ting-Sheng Chen;Chia-Heng Wu; Chia-Heng Wu; Ting-Sheng Chen; Ding-Yuan Lee; An-Yeu (Andy) Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:22Z Dynamic Reconfigurable Ternary Content Addressable Memory for OpenFlow-Compliant Low-Power Packet Processing 吳安宇;AN-YEU(ANDY) WU;An-Yeu (Andy) Wu;Tsung-Te Liu;Ding-Yuan Lee;Ting-Sheng Chen; Ting-Sheng Chen; Ding-Yuan Lee; Tsung-Te Liu; An-Yeu (Andy) Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:22Z Dynamic Reconfigurable Ternary Content Addressable Memory for OpenFlow-Compliant Low-Power Packet Processing 吳安宇;AN-YEU(ANDY) WU;An-Yeu (Andy) Wu;Tsung-Te Liu;Ding-Yuan Lee;Ting-Sheng Chen; Ting-Sheng Chen; Ding-Yuan Lee; Tsung-Te Liu; An-Yeu (Andy) Wu; AN-YEU(ANDY) WU; 吳安宇

顯示項目 1-10 / 10 (共1頁)
1 
每頁顯示[10|25|50]項目