|
"tsai chia chun"的相關文件
顯示項目 56-65 / 68 (共7頁)
<< < 1 2 3 4 5 6 7 > >>
每頁顯示[10|25|50]項目
| 東海大學 |
2003 |
鉑或鈀修飾中孔型分子篩之催化氫化反應
|
蔡佳純; Tsai, Chia-Chun |
| 國立臺灣大學 |
2000 |
Efficient routability check algorithms for segmented channel routing
|
Yang, Cheng-Hsing; Chen, Sao-Jie; Ho, Jan-Ming; Tsai, Chia-Chun |
| 國立臺灣大學 |
1999-10 |
An even wiring approach to the ball grid array package routing
|
Chen, Shuenn-Shi; Chen, Jong-Jang; Tsai, Chia-Chun; Chen, Sao-Jie |
| 臺大學術典藏 |
1999-10 |
An even wiring approach to the ball grid array package routing
|
Chen, Shuenn-Shi; Chen, Jong-Jang; Tsai, Chia-Chun; Chen, Sao-Jie; Chen, Shuenn-Shi; Chen, Jong-Jang; Tsai, Chia-Chun; Chen, Sao-Jie |
| 國立臺灣大學 |
1999-01 |
An automatic router for the pin grid array package
|
Chen, Shuenn-Shi; Chen, Jong-Jang; Chen, Sao-Jie; Tsai, Chia-Chun |
| 國立臺灣大學 |
1999-01 |
An efficient two-level partitioning algorithm for VLSI circuits
|
Cherng, Jong-Sheng; Chen, Soo-Jie; Tsai, Chia-Chun; Ho, Jan-Ming |
| 臺大學術典藏 |
1999-01 |
An automatic router for the pin grid array package
|
Chen, Shuenn-Shi; Chen, Jong-Jang; Chen, Sao-Jie; Tsai, Chia-Chun; Chen, Shuenn-Shi; Chen, Jong-Jang; Chen, Sao-Jie; Tsai, Chia-Chun |
| 國立臺灣大學 |
1999 |
A New Approach to the Ball Grid Array Package Routing
|
Chen, Shuenn-Shi; Chen, Jong-Jang; Lee, Trong-Yen; Tsai, Chia-Chun; Chen, Sao-Jie |
| 國立臺灣大學 |
1995-06 |
One-phase technology mapping for EPGAs using extended GBDD hash tables
|
Yang, Cheng-Hsing; Chen, Sao-Jie; Ho, Jan-Ming; Tsai, Chia-Chun |
| 國立臺灣大學 |
1995-05 |
An efficient approach for via minimization in multi-layer VLSI/PCB routing
|
Cherng, Jong-Sheng; Chen, Sao-Jie; Tsai, Chia-Chun; Ho, Jan-Ming |
顯示項目 56-65 / 68 (共7頁)
<< < 1 2 3 4 5 6 7 > >>
每頁顯示[10|25|50]項目
|
