|
English
|
正體中文
|
简体中文
|
0
|
|
???header.visitor??? :
50945168
???header.onlineuser??? :
1070
???header.sponsordeclaration???
|
|
|
|
???tair.name??? >
???browser.page.title.author???
|
"tsai tu hsiung"???jsp.browse.items-by-author.description???
Showing items 1-3 of 3 (1 Page(s) Totally) 1 View [10|25|50] records per page
| 國立交通大學 |
2017-04-21T06:50:00Z |
Path-Based Cell Flipping Optimization for Wirelength Reduction and Routability
|
Shih, Ying-An; Tsai, Tu-Hsiung; Chen, Hung-Ming |
| 國立交通大學 |
2015-07-21T08:31:18Z |
Cost-Effective Decap Selection for Beyond Die Power Integrity
|
Chen, Yi-En; Tsai, Tu-Hsiung; Chen, Shi-Hao; Chen, Hung-Ming |
| 國立交通大學 |
2015-07-21T08:30:53Z |
Routability-Driven Bump Assignment for Chip-Package Co-Design
|
Chen, Meng-Ling; Tsai, Tu-Hsiung; Chen, Hung-Ming; Chen, Shi-Hao |
Showing items 1-3 of 3 (1 Page(s) Totally) 1 View [10|25|50] records per page
|