English  |  正體中文  |  简体中文  |  總筆數 :0  
造訪人次 :  51049595    線上人數 :  1117
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

"tseng po chih"的相關文件

回到依作者瀏覽
依題名排序 依日期排序

顯示項目 11-20 / 48 (共5頁)
<< < 1 2 3 4 5 > >>
每頁顯示[10|25|50]項目

機構 日期 題名 作者
國立臺灣大學 2005 VLSI Architecture for Forward Discrete Wavelet Transform Based on B-spline Factorization Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee
國立臺灣大學 2005 Generic RAM-based architectures for two-dimensional discrete wavelet transform with line-based method Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee
國立臺灣大學 2005 Reconfigurable discrete wavelet transform processor for heterogeneous reconfigurable multimedia systems Tseng, Po-Chih; Huang, Chao-Tsung; Chen, Liang-Gee
國立臺灣大學 2005 Reconfigurable motion estimator for power-aware video coding systems Chien, Shao-Yi; Lin, Chia-Ping; Lin, Siou-Shen; Tseng, Po-Chih; Chen, Liang-Gee
臺大學術典藏 2005 Reconfigurable motion estimator for power-aware video coding systems Chien, Shao-Yi; Lin, Chia-Ping; Lin, Siou-Shen; Tseng, Po-Chih; Chen, Liang-Gee; Chien, Shao-Yi; Lin, Chia-Ping; Lin, Siou-Shen; Tseng, Po-Chih; Chen, Liang-Gee
國立臺灣大學 2004-08 Hardware architecture design for visual processing: present and future Tseng, Po-Chih; Chen, Liang-Gee
臺大學術典藏 2004-08 Hardware architecture design for visual processing: present and future Tseng, Po-Chih; Chen, Liang-Gee; Tseng, Po-Chih; Chen, Liang-Gee
國立臺灣大學 2004-05 Reconfigurable discrete cosine transform processor for object-based video signal processing Tseng, Po-Chih; Haung, Chao-Tsung; Chen, Liang-Gee
國立臺灣大學 2004-05 B-spline factorization-based architecture for inverse discrete wavelet transform Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee
國立臺灣大學 2004-05 Memory analysis and architecture for two-dimensional discrete wavelet transform Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee

顯示項目 11-20 / 48 (共5頁)
<< < 1 2 3 4 5 > >>
每頁顯示[10|25|50]項目